The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, we introduce a computational method for constructing networks based on reverse phase protein array (RPPA) data to identify complex patterns in protein signaling. The method is applied to phosphoproteomic profiles of basal expression and activation/phosphorylation of 76 key signaling proteins in three breast cancer cell lines (MCF7, LCC1, and LCC9). Temporal RPPA data are acquired at...
To miniaturize the perfect metamaterial absorber, a fractal three-order oblique cross dipole slot structure is proposed and investigated. The fractal perfect metamaterial absorber (FPMA) consists of two metallic layers separated by a lossy dielectric substrate. The top layer etched a three-order oblique fractal-shaped cross dipole slot set in a square patch and the bottom one is a solid metal. A prototype...
Silicon SoCs capable of millimeter-wave frequency operation now offer a combination of performance, functionality, scale of integration, and cost unrivaled by other IC technologies. The components and circuits that are propelling deep submicron silicon technologies in mm-wave system front-ends are surveyed in this article. Onchip passives and interconnect are highlighted, as these are not scaling...
A low-power single-channel sub-sampling 3-bit 4GS/s flash ADC in 0.13-μm CMOS is presented. Resistive averaging network and multi-stage interpolation technique are introduced for offset cancellation and power reduction, respectively. The comparator uses CML (current mode logic) blocks and pipelined structure to further enhance the speed of ADC. The simulation results reveal that the ENOB is 2.9 bit...
A smart and simple PV charger circuit is presented in this paper for the portable applications, which is only composed of several analog chips to simplify the system structure. A three-mode charging solution is employed to meet the demands of the PV array and the lithium battery, which includes the maximum power point tracking (MPPT) mode, the constant-voltage mode and the current-limited mode. Suitable...
A grid-connected photovoltaic (PV) power system with the high step-up ZVT interleaved boost converter is presented in this paper. For a typical PV module, the output voltage is relatively low. So the high voltage gain is obligatory to realize the grid-connected function. The proposed PV system employs a ZVT interleaved boost converter with an active-clamp circuit as the first power processing stage,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.