The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper proposes a technique custom to the optimization requirements suited for a particular family of FPGA. As FPGAs have introduced reconfigurable black boxes there is a need to perform optimization across FPGAs slice fabric in order to achieve optimum performance. Though the RTL HDL code should be technology independent but in many design instances it is imperative to understand the target technology...
In this research paper an alternative design for reconfigurable instruction set processor (RISP) has been proposed with the capability of the most optimal configuration overhead for Very Long Instruction Word (VLIW) based architectures. This processor supports the demand-driven modification of its instruction set during the program execution. The processor has been integrated with the high speed partially...
This paper presents a 16-bit AES architecture for low power and high bit rate applications. The novelty is in breaking the original 32-bit boundary based AES algorithm into a scalable architecture to work with 8-bit and 16-bit data set. 8-bit architecture is already developed. This new work offers a choice to the designer to use 8-bit or 16-bit algorithm for area and power efficient FPGA implementation...
In this paper we present the implementation of an advanced triggering scheme for digital oscilloscopes implemented on a FPGA (field programmable gate array) device. Based on the associative memory technique, and utilizing a new weighted Hamming distance parameter, this technique is capable of providing stable oscilloscope triggering even in those cases of complex waveforms, wherein the commonly used...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.