The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
IEEE 802.11b WLAN is widely used to implement Wi-Fi based Time Difference of Arrival (TDoA) indoor localization. This paper presents a novel IEEE 802.11b baseband receiver and the corresponding localization system. Frame detector and phase recovery block are dedicated to frame reception and frequency offset compensation. Baker code re-correlator is specially designed to improve anti-noise performance...
A 10 Gbit/s serial link receiver with an offset-calibrated continuous-time linear equaliser, an adaptive one-tap half-rate speculative decision feedback equaliser (DFE) and a phase-interpolator-based clock and data recovery is presented. Adaption of the DFE is achieved by using a novel mixed-signal implementation of the sign-sign least mean square algorithm to save the cost of hardware and power....
This paper presents a 40Gbps SerDes transceiver consuming only 190mW power. The transmitter employs serializing time window search technique and 2-tap pre-emphasis. The receiver implements power-efficient front-end circuits including current-integrating FFE and cascaded dynamic comparators. The CDR employs a bang-bang phase detector, and the integral path and proportional path are separated. Fabricated...
This paper presents a digital baseband transceiver in 0.18 um CMOS technology. The PHY layer of the baseband supports multi-rate 2FSK modulation and demodulation with fully digital way. The proposed demodulator reaches 10−4 BER for 14dB SNR and 100Kbps. The 2FSK receiver sensitivity reaches −94dbm when PER is 10−2. Using 0.18 um CMOS process, the demodulator occupies an active area of 0.19mm2. The...
In this paper, a baseband transceiver is proposed for IEEE 802.15.4 and for one 2.4G RFID protocol. This transceiver supports OQPSK with direct sequence spread spectrum (DSSS), MSK without spread spectrum, and DBPSK with DSSS. In this design, those three demodulations share most of their hardware blocks to reduce area and power consumption. This baseband transceiver is part of a multi-mode and multi-band...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.