The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We propose a WDM and MDM compatible 2×2 switch on a silicon chip. It is composed of mode multiplexers, 2×2 single mode optical switch elements, and mode de-multiplexers. We demonstrate a prototype which can manipulate four spatial modes with broad wavelength span.
We propose a silicon 2×2 optical switch which can simultaneous manipulate wavelength division multiplexing and mode division multiplexing signals. It is composed of broadband mode multiplexers, demultiplexers and single mode optical switch elements. For demonstration, we design and fabricate a prototype device using asymmetric directional coupler and Mach-Zehnder optical switch elements which can...
We demonstrate a single-drive parallel-push-pull silicon optical modulator. When optically biased at the quadrature point, the device has an extinction ratio of 3.1 dB at the speed of 20 Gbps and under the driving voltage of 1.8 Vpp.
We demonstrate a four-port optical switch for the photonic network-on-chip architecture, which contains four silicon Mach-Zehnder optical switch elements tuned by the plasma dispersion effect. The optical signal-to-noise ratio of the device is over 10.0 dB in the wavelength range from 1525 nm to 1565 nm. Its 10%–90% rise time and fall time are 2 ns.
We report a 4×4 microring modulator matrix integrated with mode multiplexer and demultiplexer based on asymmetrical directional couplers (ADCs) for on-chip optical interconnect. Data transmission with the capacity of 512 Gbps is demonstrated by adopting 4 wavelengths and 4 modes multiplexing.
We demonstrate a microwave photonic filter based on multistage high-order silicon microring resonators. The boxlike filter responses and rolloff enhancement effect are demonstrated experimentally, with a brief comparison with other schemes.
We propose a controlled-NOT (CNOT) gate based on two-photon quantum interference in cascaded silicon dual-ring resonators with Mach-Zehnder interferometer-assisted coupling. We illustrate the working principle and the design parameters of the device by theoretical modeling.
We propose a 10 GHz OR/NOR directed logic device, which is consisted of two cascaded silicon microring resonators modulated through electric-field-induced carrier depletion in reverse biased PN junctions embedded in the ring waveguides.
We demonstrate a 2-mm-long carrier-depletion modulator which can work at a speed of 40 Gbps under a differential voltage of 0.36 V with no reverse bias. The power efficiency could be 49 fJ/bit.
We demonstrate a carrier-depletion optical modulator with the driving voltage swing of 2 V and the extinction ratio of 12.79 dB at 12.5 Gbit/s. Even the driving voltage is reduced to 1 V, the the device still has an extinction ratio of 7.67 dB.
A universal method to constructing scalable non-blocking optical router for photonic NoC is proposed, which has fewer microring resonators, fewer waveguides and fewer crossings.
Photonic Networks-on-Chip (NoC) is considered as a promising candidate to interconnect a large number of processing cores. The heart of a photonic NoC is the on chip photonic interconnection network which is composed of silicon waveguides and optical routers. In this paper, we propose a scalable and non-blocking passive optical router design using micro-ring resonators (MRRs), namely the generic wavelength-routed...
The emerging nanophotonic technology can avoid the limitation of I/O pin count, and provide abundant memory bandwidth. However, current DRAM organization has mainly been optimized for a higher storage capacity and package pin utilization. The resulted data fetching mechanism is quite inefficient in performance and energy saving, and cannot effectively utilize the abundant optical bandwidth in off-chip...
We present a method to simultaneously realize phase-matching and reduce the effective carrier lifetime in the Si waveguide, with which -2.6-dB conversion efficiency and 300-nm conversion bandwidth are achieved in a properly designed Si waveguide.
A four-channel thermally-tuning reconfigurable optical add-drop multiplexer based on silicon photonic wire is reported. The minimum insertion loss is 10.7 dB, the tuning bandwidth 17 nm and the tuning power efficiency 6.187 mW/nm.
Fast integral equation solvers seem to be ideal approaches for simulating 3-D nanophotonic devices, as these devices generate fields both in an interior channel and in the infinite exterior domain. However, many devices of interest have channels that cannot be terminated without generating numerical reflections. Generating absorbers for these channels is a new problem for integral equation methods,...
Polarization-independent laterally-coupled micro-ring resonator has been designed and demonstrated. The origin of the polarization-sensitivity of the photonic wire waveguide (PWW) was analyzed. A polarization-insensitive PWW structure was designed and a polarization-insensitive MRR based on this PWW structure was designed by finite difference time-domain method and was fabricated on an 8-inch silicon...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.