The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a novel radio-frequency (RF) complementary metal–oxide–semiconductor (CMOS) active inductor for the design of RF integrated circuits (RFICs). The electromagnetic characteristics of the RF CMOS gyrator-based active inductor were investigated. The RF CMOS gyrator-based active inductor utilized a loss compensation circuit to produce equivalent negative resistance and compensate for...
This paper proposes a novel scheme of self-timed charge recycling search-line (SL) drivers for content-addressable memories. In the conventional charge recycling SL driving scheme [11], an additional clock needs to be generated from the system clock with stringent requirements for phase and pulse width to control the charge sharing course. In contrast, the proposed scheme can self-sense the end of...
A novel and simple piecewise curvature-corrected bandgap voltage reference (BGR) is proposed. It features in employing temperature-dependent resistor ratio to get a piecewise corrected current, which corrects the nonlinear temperature dependence of the first-order BGR. The piecewise corrected current generator forms a negative feedback to improve the line regulation and power supply rejection (PSR)...
A double-edge-triggered phase frequency detector (dec-PFD) with modified true single phase clock D flop-flip (TSPC-DFF) is presented in a 0.35-mum CMOS technology. Due to a dead zone of 15 ps and three-state property, the dec-PFD can work up 1.5 GHz with decreased phase errors and jitter. The power consumed at 100 MHz is 0.74-mW from a 3.3-V power supply. The maximum frequency, phase characteristics...
In this paper, a full CMOS six-order Gm-C Chebyshev filter based on passive LC-ladder synthesis is designed in TSMC standard 0.25mum CMOS process, which uses a highly linear operational transconductance amplifier (OTA) based on cross-coupled differential pairs, which exhibits a wide product of gain and bandwidth. A common-mode feedback (CMFB) with improved stability is introduced. The simulated results...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.