The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a 4.8 GHz fully integrated low power, low phase noise phase-locked loop (PLL) frequency synthesizer ready for WLAN application is presented. It is implemented in a 0.18 mum IP6M CMOS process. The chip consumes only 16 mA (including local buffers to the receiver and transmitter) from a 1.8 V supply and occupies an area of 1.85times1.1 mm2. From measurements, its in-band phase noise is...
In this paper, a 4.8GHz fully integrated low power, low phase noise NMOS LC voltage-controlled oscillator (VCO) is presented. The tail resistor and low-pass filter of the bias current mirror are used to obtain good phase noise with little additional area. It is implemented in a 0.18 mum IP6M CMOS process. The chip consumes 4 mA from a 1.8 V supply and occupies an area of 0.85 times 0.95 mm2. Experiment...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.