The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The chip's structure, design trade-off, and physical implementation with power optimization of a 2.84 W switch ASIC, which is targeted for large scale parallel computing systems, are introduced in this paper. The chip supports not only multi-layer, multi-function packet switching with high throughput and low latency, but also provides advanced global barrier process accelerating between its 16 full-duplex...
This paper proposes a new system structure of FBC100-H1 (foundation FieldBus communication control ASIC) and introduces its theory and implementation method. By using VMM verification methodology, the authors build up the verification environment of FBC100-H1 and enable it to obtain 100% function coverage. FBC100-H1 has taped out successfully and reached its every expected target.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.