The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
With ever-growing population, the demand of electric power is also increasing day by day. To meet this increasing demand, the power transferred should also increase. However, the existing EHV transmission lines cannot be loaded up to their thermal limits because of the considerations of their transient stability. To address this issue simultaneous power transfer scheme came into existence. With this...
This paper presents a new asymmetrical single-phase multilevel inverter topology capable of producing nine-level output voltage with reduce device counts. In order to obtain the desired output voltage, dc sources are connected in all the combination of addition and subtraction through different switches. Proposed topology results in reduction of dc source, switch counts, losses, cost and size of the...
In this paper, a new single-phase asymmetrical multilevel inverter topology is proposed. The topology is capable of producing n-level output voltage with reduced device counts. It is achieved by arranging available switches and dc sources to obtain maximum combinations of addition and subtraction of the input dc sources. To verify the viability of the proposed topology, circuit models for nine-level,...
In this paper a new single-phase multilevel inverter topology is presented. Proposed topology is capable of producing nine-level output voltage with reduce device counts. It can be done by arranging available switches and dc sources in a fashion such that the maximum combination of addition and subtraction of the input dc sources can be achieved. Comparison between the existing topologies shows that...
The buck converter and the Z-source converter for emulating the photovoltaic (PV) system is compared in this paper. First, a detail analysis and requirement of the PV emulator is discussed and then the effectiveness of the buck converter and the Z-source converter is studied. The reason of selecting buck converter over the Z-source converter is also explained. The Z-source converter is not an ideal...
This paper presents a novel single-phase five-level inverter topology. It features a small number of component counts with low voltage stress across the power switches. Hence, increasing the reliability which is an issue for multilevel inverter. A detailed study of the proposed topology and its switching technique is outlined. The switching technique is specifically derived for the proposed topology...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.