The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
For 3D chip stacking using via-middle Cu Through Silicon Via (TSV), the TSV liner/barrier reliability needs to be preserved during the whole backside process flow. In this paper, the impact of backside process on the via-middle TSV liner/barrier material reliability is investigated and a reliable liner/barrier implementation is proposed for high aspect ratio via-middle TSV integration process.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.