The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Security/Safety is managed, mostly, by means of integrated systems which have to consider, more and more, sensors, devices, cameras, mobile terminals, wearable devices, etc. that use wireless networks, to ensure protection of people and/or tangible/intangible assets from voluntary attacks, allowing also the safe management of the related consequent emergency situations that can derive from the above...
The Papal Basilica and the Sacred Convent of St. Francis in Assisi, Italy together represent a unique and specific cultural heritage site where the mortal remains of St. Francis have been housed since 1230 AD. Millions of pilgrims and visitors from all over the world visit this site each year. In 2000 AD, together with other Franciscan sites in the surrounding area, it achieved UNESCO World Heritage...
The purpose of this paper is to illustrate a general Integrated Multidisciplinary Model for Security Management (IMMSM), the related optimized implementation technique based on Genetic Algorithms (GAs) and the supporting Integrated Technological System Framework (ITSF) which can be adopted in most situations and which has produced interesting results, both from a theoretical and practical point of...
The purpose of this paper is to illustrate an Internet of Everything based integrated security system for archaeological areas capable of ensuring visitors security, cultural heritage preservation/protection and great usability for visitors, with particular reference to visitors with disabilities. Genetic Algorithms (GAs) have been used to design the integrated security system, in particular for fields...
The purpose of this paper is to illustrate the Internet of Everything based integrated security system designed for World War One commemorative Museum of Fogliano Redipuglia in Italy, capable of ensuring visitors security, cultural heritage préservâtion/protection and great usability for visitors, with particular reference to visitors with disabilities. Genetic Algorithms (GAs) have been used to design...
This paper presents the GOOSE GNSS open receiver platform. The platform is based on a multi-frequency multi-constellation GNSS receiver which can be deployed either as a fixed PC receiver or as an embedded portable one. The main feature of this platform is to provide to GNSS software developers the possibility to have a deeper control on receiver hardware and to replace all the provided software functionality...
Integrated security system need an efficient communication network to exchange the great amount of data necessary to make them work correctly. In the present paper, a new adaptive genetic controller for the dynamic optimization of network traffic of integrated security systems whose theoretical results have been tested and confirmed on wide and complex integrated security systems such as the Vatican...
The aim of this paper is to introduce an enhanced approach for standard Automatic Speaker Recognition (ASR) systems in noisy environment in conjunction with a Blind Source Separation (BSS) algorithm. This latter is able to discern between interfering noise signals and the reference speech signal, hence it can be consider as a necessary preprocessing step. The main problem of the proposed approach...
This paper deals with a study concerning the so called "smart video surveillance" system, starting from the consideration of unexpected motions. It is known that security staff, whose aim is to watch monitors and approach in case something bad and unlawful happens, in any kind of location, can keep the attention up for no more than twenty minutes, then the concentration falls down severely...
This paper describes the system architecture and implementation results of a robust and flexible dual-frequency 2×2 array processing GNSS receiver platform. A digital front-end FPGA pre-processes the incoming raw ADC data and implements interference mitigation methods in time and frequency domain. An optional second FPGA card can be used to realize more sophisticated and computational complex interference...
This paper presents the overall architecture, the implementation, test setup, and first measurements results of a fully integrated multi-constellation two-frequency single-chip GNSS receiver. The ASIC supports the simultaneous reception and processing of the GPS L1/L5, Galileo E1/E5a and GLONASS G1 signals with 40 versatile tracking channels. The dual-band analog RF front-end is integrated on the...
The purpose of this paper is to illustrate an optimal design procedure for security fixed communication networks that, thanks to Genetic Algorithms (GAs), is capable of reaching the desired goal of preserving the architecture of buildings characterized by installation constrains, such as the historical ones, and of reducing the cost of installation, ensuring a high level of benefit/cost ratio. This...
This paper analyzes and compares the mixed-signal modeling approaches (conservative, timed data flow, and event-driven, as well as the baseband modeling approach) through the hierarchical behavioral modeling of a GNSS (Global Navigation Satellite System) receiver front-end. Based on the result of the comparison, one hierarchical modeling flow is finally derived comprising multi-modeling approaches...
The security of a port is strongly dependent on the use of integrated access control technology systems. Any weakness of the integrated access control system involves a weakness of the port. For this reason it is necessary to design and realize highly integrated, efficient and reliable access control systems. The authors illustrate the work made to design and realize the integrated access control...
This paper presents the study of an efficient trade-off between memory requirements and performance for the implementation of FFT pruning algorithm. FFT pruning algorithm is utilized in NC-OFDM systems to simplify the FFT algorithm complexity in presence of subcarrier sparseness. State-of-the-art implementations offer good performance with the drawback of high resources utilization, i.e. data memory...
A high safety and security level of a complex system is very difficult to be reached, guaranteed and managed if the system is characterized by a peculiar complexity and physical extension, due to the elevate number of parameters to be checked and controlled. The use of human resources needs an elevate number of personnel members that could not only be unable to reach the desired goal but could also...
In this paper, we have scaled-up a Coarse-Grain Reconfigurable Array (CGRA) in specific widths to evaluate matrix-vector multiplication and radix-4 64-point Fast Fourier Transform (FFT) algorithms. The evaluation of different CGRAs is based on complexity in application mapping, performance and area utilization. Reducing the product development time and achieving higher reliability has always been...
This paper presents the study of Dynamic Voltage and Frequency Scaling (DVFS) technique applied to an existing multi-core architecture composed of 9 computational nodes interconnected by a hierarchical Network-on-Chip. The architecture was synthesized and characterized in area/power utilizing 65nm standard cell technology. For the analysis of the achievable energy/power saving, a representative algorithm...
This paper presents the evaluation of radix-2, radix-4 and radix-8 algorithms for N-point FFTs on a homogeneous Multi-Processor System-on-Chip, prototyped on FPGA device. The evaluation of the algorithms was done analysing profiling of the algorithms in comparison to a single processor architecture. The performance were evaluated in terms of required clock cycles, achieved speed-up and parallelization...
In this paper, we present the mapping of Radix-2 and Radix-4 FFT algorithms using CREMA, a Coarse-Grain Reconfigurable Array (CGRA) with mapping adaptiveness. CREMA is employed to generate special purpose accelerators tailored on the specified mapping. We analyze the results for 64-point FFT targeted for OFDM processing. Both of the implementations are (4–5X) smaller and showed a speed-up of 4X when...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.