The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
It is well known that that source inductance could significantly increase turn-on and turn-off time, and therefore increase switching power loss. Also, it is well understood that switching loop inductance could reduce voltage stress during turn-on and increase voltage stress during turn-off. In this paper, a new inductive switching loss model that includes source inductance and switching loop inductance...
This paper presents a method to optimize gate resistance of low side MOSFET in terms of damping phase node ringing for high efficiency synchronous buck converter. This method analyzes damping effect of low side gate resistance in the network of parasitic capacitances of MOSFET die and parasitic inductances of MOSFET package. Optimization equations for low side gate resistance are derived based on...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.