The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We demonstrate a 16-channel, silicon-on-insulator, monolithic integrated slot-blocker. This silicon photonic circuit includes two arrayed waveguide gratings, 16 variable optical attenuators and two vertical fiber couplers. We successfully operate it with 56 Gb/s and 80 Gb/s QPSK optical packets.
Chirped IRZ downstream is used together with a delay interferometer and a RSOA at a low complexity ONU for full-duplex 10.5Gbps transmission on a single wavelength, supported by modulation format conversion and optical offset filtering.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.