The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In order to make the buck converter obtain smaller voltage ripple and higher efficiency at the same time, the pulse skipping width modulation (PSWM) mode in buck converter application is proposed in this paper. This novel controlling mode combines the advantage of pulse skipping modulation (PSM) with improving voltage ripple especially in lighter load and pulse width modulation (PWM) having higher...
Several novel digital assistant power integrated technologies (DAPITs) for power management unit (PMU) to reduce the designing complexity, as well as to keep good performance in scaling CMOS process, are proposed in this paper. The DAPITs include segment power driving with pulse skip modulation/pulse width modulation and loop regulating with digital regulation circuit for dc–dcs in PMU, calibrating...
An integrated synchronous buck converter with adaptive dead time controlled driver is presented in this paper. The integrated synchronous buck converter works in 2MHz PWM mode and the output voltage can be programmed by digital interface, which is suitable for powering the processor core and internal memory with dynamic voltage scaling (DVS) capability. The controller provides 0 and 100% duty cycles...
An on-chip compensated error amplifier in a voltage-mode buck converter is proposed in the paper. The compensated error amplifier is composed of two blocks, unit gain zero generation block and gain block, realizing phase shift and gain of the feedback loop, respectively. Compared to conventional type III compensated error amplifier in voltage-mode buck converter, the proposed circuit has much smaller...
A novel adaptive voltage scaling (AVS) buck converter based on improved pulse skip modulation (IPSM) is proposed in this paper. Pulse skip modulation is used for AVS converter for the first time. The controller of the buck converter includes a delayline, a slacktime detector, a finite-state machine (FSM) and a hybrid digital pulse width modulator (DPWM) which is used to produce a sequence of pulses...
Based on the energy conservation rule, an unideal energy balance (UEB) model of a DC-DC converter in discontinuous conduction mode (DCM) is built and the energy efficiency of the power converter is studied. A high energy efficiency PSM/PWM dual-mode for DC-DC converter is proposed in this paper after compared the energy efficiencies of the converter in pulse skip modulation (PSM) mode and pulse width...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.