The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, we have explored the designing approach of Cylindrical Surrounding Double-Gate (CSDG) MOSFETs, for the wireless telecommunication systems to operate at the microwave frequency regime of the spectrum. This proposed CSDG MOSFET can be used as the RF switch for selecting the data streams from antennas for both the transmitting and receiving processes. We emphasize on the basics of the...
In the wireless telecommunication systems, for increasing interest in RF switch using Complementary Metal Oxide Semiconductor (CMOS) technology, for high frequency is greatly integrated. In this paper, we use the Hafnium-dioxide material as dielectric substrate for designing a model of CMOS which is used for double-gate MOSFET in DP4T RF CMOS switch. This proposed model is compact and robust as well...
Demand of radio frequency switches using Metal-Oxide-Semiconductor (MOS) technology at high-frequencies for wireless telecommunication system is increasing drastically. This paper presents the results for the development of a cell library that includes the basics of the design parameters for n-MOS transistor and p-MOS transistor to design a RF CMOS switch. The cell library design includes the properties...
Elimination of the p-MOS transistor from the pass gate network significantly reduces the parasitic capacitances associated with each node in the circuit, thus, the operation speed is typically higher as compared to the CMOS counterpart. But then the improvement in the transient characteristics comes at the price of increased process complexity. In Complementary pass transistor logic (CPL) circuit,...
Parasitic components of a MOSFET are mainly responsible for the intrinsic delay of logic gates, and they can be modelled with fairly high accuracy for gate delay estimation. The extraction of transistor parasitic from physical structure (mask layout) is also fairly straight forward. The first component of capacitive parasitic, we will examine is the MOSFET capacitances. The classical approach for...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.