The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A dispersion tolerant receiver for fiber-optic links, in 0.18 mum SiGe BiCMOS, implements a Class-2 partial response maximum likelihood (PRML) equalization entirely in the analog domain. Post-FEC error free operation is achieved with data received from over 400 km of uncompensated single mode fiber (SMF). The receiver complies with XFI Jitter specifications for Telecom (SONET OC-192 and G.709 ldquoOTU-2rdquo).
A finite impulse response (FIR) equalizer utilizing 0.18 mum SiGe BiCMOS provides unparalleled performance as a building block for analog electronic dispersion compensation (EDC) applications. A new track-and-hold (T/H) topology improves on the existing performance limitations of the switched emitter follower (SEF) architecture. The new T/H achieves extended dynamic range, for higher input bandwidths,...
This paper describes a timing recovery system (TRS) based on an analog approximation of the minimum mean squared error (MMSE) algorithm. The TRS has been fabricated in a 0.18 mum, 150 GHz SiGe BiCMOS process as part of a high performance Class-2 Partial Response Maximum Likelihood (PRML) dispersion tolerant optical receiver. This decision directed clock recovery architecture was implemented for the...
A 6th order low-pass 1.6 to 3.2 GHz gm-C filter for fiber optic adaptive EDC receivers cascades three Bi-Quads permitting reduction of group delay variation down to 10 ps. Cut-off frequency is tuned by switching CMOS varactors polarity. THD is below -40 dB at 0.9 Vpp-diff output. CTF is implemented in a 0.18 mum SiGe process, it occupies 0.17 mm2 and consumes 0.3 W from 3.3 V supply.
Combining, for the first time, a 1-sample/bit monolithic PRML silicon with standard MZM modulators and PIN receivers, we experimentally demonstrate error-free transmission (with standard G709 FEC) over a 400-Km uncompensated standard single-mode fiber link.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.