The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We report on a fully integrated 16-channel polarization diversity fast slot-blocker with 100 GHz channel spacing using silicon photonics. We demonstrated extinction ratio of 20 dB and switching time of 10 ns timescale allowing add-drop operation as high as 320 Gbit/s PDM-32QAM signals.
We demonstrate a novel fully integrated, silicon-on-insulator, 16-channel polarization diversity fast reflective slot-blocker with nanosecond switching time, integrating more than 65 functional elements. Its suitability for use in reconfigurable metropolitan networks is assessed.
All-optical nonlinear phase noise reduction using an InP-over-SOI PhC nanocavity is experimentally demonstrated for 20-Gbit/s NRZ-QPSK signals. The phase-preserving intensitylimiting function results in an OSNR penalty reduction of 3.5 dB at a BER of 10-3. OCIS codes: (230.5298) Photonic crystals; (070.4340) Nonlinear optical signal processing; (060.1660) Coherent communications; (060.2330) Fiber...
We propose a novel cost efficient node architecture for a wavelength division multiplexed packet-switched network based on reflective integrated device. We demonstrate a 16-channel, silicon-on-insulator, reflective monolithic integrated slot-blocker that integrates one arrayed waveguide grating, 16 variable optical attenuators, 16 Bragg grating mirrors and one vertical fiber coupler. Small-form factor...
We demonstrate a 16-channel, silicon-on-insulator, monolithic integrated slot-blocker. This silicon photonic circuit includes two arrayed waveguide gratings, 16 variable optical attenuators and two vertical fiber couplers. We successfully operate it with 56 Gb/s and 80 Gb/s QPSK optical packets.
A REAMSOA chip is characterized as part of an ONU in single-pass and then bidirectional upstream 10 Gbit/s PON configurations. Chromatic dispersion and Rayleigh backscattering impacts are assessed.
We propose an original study of optical clock recovery characterisation for 3R regeneration. Jitter reduction and corresponding BER measurement are presented at 43 Gb/s using a simple and reliable all optical clock recovery
The use of micro-cavity saturable absorber to significantly reduce the pulse pedestals of an optical pulse source is demonstrated. This reduction in pulse pedestal level is shown to greatly improve the performance of these pulses in an 80Gb/s OTDM system.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.