The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
With the emerging of digital convergence, lots of communication services are generated, and the quantity of data grows rapidly. We face the scalability issue to deal with call data records (CDRs) and so are the other telecom companies. This research uses police CDR query as an example with an intension to increase system execution efficiency and scalability and to reduce total cost by applying cloud...
This paper presents a digital hearing aid chip designed for Mandarin user to enhance speech quality and intelligibility. The hearing aid consists of an 18 subbands analysis and synthesis filter bank, insertion gain stage, and three channels wide dynamic range control for the new Mandarin-specific auditory compensation algorithm. A noise reduction block based on multiband spectral subtraction and enhanced...
This paper presents an ANSI S1.11-compliant filter bank for digital hearing aids, of which the power consumption is minimized through algorithmic, numerical and architectural optimizations. This filter bank has been implemented and fabricated using the TSMC 0.13 mum CMOS technology. The transistor-level simulations show that the power dissipation is only 79 mu W for 24 KHz & 18-band audio processing.
This paper presents a low-power filter bank design for digital hearing aids, which is compliant with the ANSI S1.11 standard. A multi-rate filtering algorithm and its coefficient design method are proposed, which reduce 94% multiplications. The power dissipation is further reduced by 31% and 35% with switch activity reduction and multi-VDD silicon implementation respectively. The design has been implemented...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.