The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper proposed an UWB LNA using 0.18μm CMOS technology with a wideband input matching circuit. The cascode structure and source degeneration are adopted to achieve low noise figure and high gain characteristics. Input reflection coefficient and reverse isolation are optimized in UWB band through parametric analysis. The proposed LNA achieves a high gain of 22.082dB at 5.059GHz and minimum noise...
Sequential circuits largely contribute to the power dissipation and propagation delay in a digital system. Low power, less delay and area efficient sequential circuit design has been the major concern for VLSI designers. The selection of optimized design technology plays a key role in achieving the above parameters. A counter is a sequential circuit having wide application area in microcontroller...
A low voltage, low power CMOS down-conversion mixer is presented for Ultra-wideband (UWB) systems. The proposed mixer is designed for a 3.35 GHz input RF signal and 250 MHz output IF signal in 0.18pm CMOS technology and simulated using Advanced design system (ADS) software. The proposed mixer is based on the conventional Gilbert cell architecture with bulk driven technique. Two element LC matching...
This paper presents the UWB LNA using 0.18µm CMOS technology. The proposed circuit is simulated for the frequency range of 3.1GHz to 10.6GHz. By applying the resistive feedback topology, the noise figure of the circuit can be improved. The source degeneration technique helps in balancing the effect of parasitic capacitance. The proposed circuit has the cascade and cascode connections of the transistors...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.