The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this Paper, issues related to substrate coupling in system on chip design are described and demonstrated including the physical phenomenon responsible for its creation, coupling transmission mechanism and media, parameter affecting coupling strengths and its impact on mixed signal integrated circuits. A test chip to find out various aspect of mixed signal interference is planned in 0.8pm N well...
This paper presents the design of PLL (Phase Locked Loop) using PFD (Phase Frequency Detector) based on 22 transistors TSPC (True Single Phase Clock) D-FF (Flip Flop), Tri-state charge pump (CP), passive loop filter of first order and five- stage CS-VCO (Current Starved VCO) circuit. In such design, large VCO gain with increased lock range from (357MHz–900MHz) and reduced lock time is achieved using...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.