The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, we investigate the interference alignment (IA) for a class of partially connected multi-input multi-output heterogeneous networks, which consist of $L$ fully connected pico cells, $J$ partially connected pico cells, and one macro cell. In particular, we investigate the feasibility of IA conditions with no channel extensions, $T$ -independent channel extensions, and $T$ -dependent...
In this paper, we integrate device-to-device (D2D) communications with coordinated multi-point (CoMP) in downlink cloud radio access network (C-RAN), targeting at using the proximity nature of D2D communications to improve system spectral efficiency. In particular, using stochastic geometry, we first derive the signal-to-interference ratio (SIR) distribution at a typical downlink user and a typical...
In this paper, a low propagation delay, low power, and area-efficient 4×4 load-balanced switch circuit for feedback-based system is presented. In this periodic and deterministic switch, only two DFFs are used to implement a pattern generator which is a O(N3) hardware complexity in traditional matching algorithm based N×N switch. For packet reordering, a feedback path is established in series of symmetric...
In this paper, a low propagation delay, low power, and area-efficient 4×4 load-balanced switch circuit for feedback-based system is presented. In this periodic and deterministic switch, only two DFFs are used to implement a pattern generator which is a O(N3) hardware complexity in traditional matching algorithm based N×N switch. For packet reordering, a feedback path is established in series of symmetric...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.