The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 30GSsps 6bit current-steering digital-to-analog converter (DAC) in SiGe BiCMOS technology is present in this paper. The DAC core works in a double-sampling way, which reduces the maximum clock frequency by half. In order to suppress the frequency spur induced by double-sampling, a duty cycle correction circuit is implemented. 24 high speed serial data receivers running up to 7.5Gbps per-lane and...
This paper presents an ultra-high-speed direct digital frequency synthesizer (DDS) microwave monolithic integrated circuit (MMIC) implemented in 1μm GaAs HBT technology. The DDS has the capabilities of direct frequency modulations with 8-bit frequency resolutions. Utilizing a Double-Edge-Trigger (DET) 8-stage pipeline accumulator with sine-weighted DAC based ROM-less architecture, this DDS MMIC can...
This paper proposes a new DDS architecture combined with Nonlinear DAC and Wave-Correction-ROM (WCR) which shows both high operating speed and accuracy. Based on this architecture, a 6 GHz 8-bit DDS MMIC is designed and fabricated in 60 GHz GaAs HBT Technology. The DDS MMIC includes 8-bit pipeline accumulator, an 8×8×3 bits WCR, two combined DACs and an analog Gilbert Cell for sine-wave generation...
This paper presents a 10GHz 8-bit Direct Digital Synthesizer (DDS) Microwave Monolithic Integrated Circuit (MMIC) implemented in 1μm GaAs HBT technology. The DDS takes a Double-Edge-Trigger (DET) 8-stage pipeline accumulator with sine-weighted DAC based ROM-less architecture, that can maximize the utilization ratio of GaAs HBT's high-speed potential. With an output frequency up to 5GHz, the DDS gives...
Taking a different architecture than manual operation and existing microrobotic systems, this paper presents the first automated system that employs novel microfabricated cell holding devices and vision-position based control of multiple motion control devices to achieve easy sample immobilization, rapid cell orientation, and fast injection of mouse embryos. The system requires minimal human involvement...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.