The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In the context of the current struggle for information security and computational efficacy, this paper studies Baptista's chaos-based encryption cipher as a resource-efficient alternative to the more popular block cipher algorithms. We evaluate the cipher by encrypting different types of data — text, images and sound — and we present the analysis of cyphertext statistical distribution and obfuscation...
In this paper we present a complete, open-source GZIP compressor implementation for FPGA based on a systolic array architecture. GZIP is one of the most utilized compression algorithms. Besides the usual use-case of compression for data storage, distributed computing systems such as Hadoop utilize compression to reduce the amount of data which is transferred between computing nodes in a cluster. However,...
In the context of a growing need for dedicated solutions in the field of human space mission support, this paper proposes an emotion assessment system and its dedicated implementation architecture. The proposed system is described and a pilot implementation of the emotion assessment system is developed utilizing open source software OpenFace for detection of key facial features, called Action Units...
We present an efficient open-source implementation of a novel video alignment algorithm, based on low dimensionality frame matching and the recently introduced ECC image registration algorithm.
As FPGAs speed, power efficiency, and logic capacity are increasing, so does the number of applications which make use of FPGA processors. However, due to placement and routing constraints, FPGA processors instruction delay balancing is a real challenge, especially when the implementation approaches the FPGA resource capacity. Consequently, even though some instructions can operate at high frequencies,...
This paper presents the main improvements brought recently to the SpeeD automatic speech recognition system. Several aspects, such as speech and text resources acquisition, noise-robust speech features and feature transforms are discussed. All the updates in our ASR system are accompanied by experimental results illustrating significant improvements: between 30% and 35% relative WER reductions for...
Automatic Speech Recognition may suffer in terms of intelligibility if the audio recording contains heterogeneous regions of multiple speakers, music or noise. Diarization is the process of segmenting an audio file into homogeneous regions and when used in conjunction with an Automatic Speech Recognition system, it filters out the non-speech audio regions and significantly improves the intelligibility...
Spectrum scarcity has become one of the most important problems to be solved in order to ensure the coexistence of the large number of modern communication systems. Cognitive radio (CR) technology has been considered a promising solution for enabling dynamic spectrum access and by that addressing this problem. Since its inception more than 10 years ago, several standardization activities have contributed...
Coarse-grained dynamic frequency scaling has been extensively utilised in embedded (multiprocessor) platforms to achieve energy reduction and by implication to extend the autonomy and battery lifetime. In this paper we propose to make use of fine-grained frequency scaling, i.e., adjust the frequency at instruction level, to increase the instruction throughput of a FPGA implemented Vector Processor...
Power management is one of the most important issues in computer architecture today. Devices often operate on the edge of their thermal envelope and system designers must balance the power consumption of various system components in order to ensure safe operation. This paper proposes an adaptive scheduler for a multi-threaded SIMD processor which is able to trade performance for power consumption...
Vector processors are a fast and energy-efficient way of executing code with large amounts of data parallelism. Programmability has however been a difficult topic and has limited vector processors to a few niche applications. Recent advances in compiler auto-vectorization promise to make vector processors relevant for general-purpose computing. However, compiler-generated code is inefficient and makes...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.