Serwis Infona wykorzystuje pliki cookies (ciasteczka). Są to wartości tekstowe, zapamiętywane przez przeglądarkę na urządzeniu użytkownika. Nasz serwis ma dostęp do tych wartości oraz wykorzystuje je do zapamiętania danych dotyczących użytkownika, takich jak np. ustawienia (typu widok ekranu, wybór języka interfejsu), zapamiętanie zalogowania. Korzystanie z serwisu Infona oznacza zgodę na zapis informacji i ich wykorzystanie dla celów korzytania z serwisu. Więcej informacji można znaleźć w Polityce prywatności oraz Regulaminie serwisu. Zamknięcie tego okienka potwierdza zapoznanie się z informacją o plikach cookies, akceptację polityki prywatności i regulaminu oraz sposobu wykorzystywania plików cookies w serwisie. Możesz zmienić ustawienia obsługi cookies w swojej przeglądarce.
In this paper, the channelized sideband distortion suppression model was implemented successfully on Virtex 6 FPGA. The hardware implementation was achieved through envelope solution, FIR filter, phase shift and memory effect module. The satisfactory results show that the FPGA implementation method is a promising candidate for future 5G application because of the method's low-cost and low-complexity.
This paper presents a digitally-controlled highly efficient supply modulator. This supply modulator is implemented as a multilevel converter in series with a linear amplifier. The multilevel converter output which controlled by digital signals is employed to supply the linear amplifier. The digitally controlled strategy and the optimization of the supply levels can make the converter output to approach...
Smart antenna has the advantage of suppressing jamming in spatial region and improving signal to Interference plus Noise Ratio (SINR) of receive signals, thus it is recognized as the promising technologies and indispensable anti-jamming methods. This paper presents a practical design of smart antenna system for GPS/GLONASS anti-jamming base on adaptive beam-forming. It firstly introduces the basic...
The advantages and the flexibility introduced into the hardware implementation by partial dynamic reconfiguration have rapidly changed the design flow of embedded systems. Configuration management is an important issue in operating system for dynamically reconfigurable system-on-chip. Reconfiguration overhead affects the performance of reconfigurable system. This paper presents a hardware implemented...
Reconfigurable system provides both flexibility of software and performance of hardware. It is a significant trend in embedded application domain. Some new reconfigurable technologies and technology-dependent tools have been developed, but the whole design flow for run-time reconfigurable systems with real-time operating system support is not proposed. RTOS plays an important role in the system and...
Dynamic partial reconfigurable embedded system includes at least one reconfigurable device, which is emerging as the new paradigm for satisfying the simultaneous demand for application performance and flexibility. But it brings difficulties in debugging, testing and performance measurement at the same time. Monitoring is an effective approach in debugging, testing and performance measurement in such...
Multimedia processor designers are always challenged by performance, cost and flexibility. Due to the technological advance in FPGA, one of the promising solutions is to enable dynamically reconfigurable SoC in multimedia application. This paper utilizes reconfigurable SoC (RSoC) in multimedia processing. We propose a feasible run-time reconfigurable system where dynamically reconfigurable processing...
Podaj zakres dat dla filtrowania wyświetlonych wyników. Możesz podać datę początkową, końcową lub obie daty. Daty możesz wpisać ręcznie lub wybrać za pomocą kalendarza.