The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We describe an effort to simulate the neural pathway from the inner ear (cochlea) to the primary auditory cortex in the brain. The human cochlea contains sensory cells (inner hair cells), which respond to the mechanical motion of traveling waves that sweep along the basilar membrane. Neurons triggered by the sensory cells carry sound signals from the cochlea to the brain through a series of a half-dozen...
Unlike general purpose computer architectures that are comprised of complex processor cores and sequential computation, the brain is innately parallel and contains highly complex connections between computational units (neurons). Key to the architecture of the brain is a functionality enabled by the combined effect of spiking communication and sparse connectivity with unique variable efficacies and...
Today's data centers, their handheld computers and network sensors, are discussed in terms of how they are penetrated by viruses and rootkits. This paper then presents a new computer architecture, implemented to be semantically compatible with an existing microprocessor, along with modification of several system components commonly found in data centers. The new computer architecture physically separates...
We propose a hybrid cryogenic memory architecture comprising of Josephson junction and Toggle MRAM. Comparison with existing cryogenic memory builds suggests that this hybrid build is a viable candidate of memory architecture for superconducting computing applications.
According to International Roadmap for Devices and Systems (IRDS), after 2024, there is no headroom for 2D geometry scaling. By 2024, IRDS predicts that monolithic 3D integration technology will be one of the most critical performance boosters. This prediction follows the highly promising and relatively recent improvements on the fabrication of second-tier devices on a single substrate. In this study,...
Gene Expression Networks (GENs) attempt to model how genetic information stored in the DNA (Genotype) results in the synthesis of proteins, and consequently, the physical traits of an organism (Phenotype). Deciphering GENs plays an important role in a wide range of applications from genetic studies of the origins of life to personalized healthcare. Probabilistic graphical models such as Bayesian Networks...
Coherent Ising machines are a type of optical accelerators that can solve different optimization tasks by encoding the problem in the connection matrix of the network. So far, experimental realizations have been limited to time multiplexed solutions, in which one nonlinear node is present in a feedback loop. In Hewlett Packard Labs, we investigate the implementation of a spatially multiplexed solution,...
Photonic reservoir computing is a recent bio- inspired paradigm for signal processing. Despite first successes, the paradigm still faces challenges. We address some of these challenges and introduce our approaches to solve them. In detail, we discuss how integrated reservoirs can be scaled up by injecting multiple copies of the input. Further we introduce a new hardware-friendly training method for...
We have been experiencing two very important movements in computing. On the one hand, a tremendous amount of resource has been invested into innovative applications such as first-principle-based methods, deep learning and cognitive computing. On the other hand, the industry has been taking a technological path where application performance and energy efficiency vary by more than two orders of magnitude...
Forthcoming CMOS technology nodes are in principle sufficient for achieving both the quantum information density and the speed that are critical for error-free logical qubits. Using data from the roadmap for semiconductor devices from ITRS and IEDM, we applied the standard CMOS design rules to a universal set of quantum logic gates to control silicon qubits. We consequently obtain a scaling law for...
Architectural contributions to energy dissipation in von Neumann and non-von Neumann processors is explored at a fundamental thermodynamic level. Technology agnostic lower bounds on dissipation resulting from irreversible information loss, obtained from a processor thermodynamics methodology, are analyzed and compared for a programmed general-purpose von Neumann processor and a special-purpose cellular...
We present progress on the construction and operation of a room- temperature quantum computer built with trapped atomic ion qubits. Based on the technological underpinnings of atomic clocks that define time, atomic qubits are standards of quantum information because they are all identical. They present a fundamentally scalable approach to quantum computation where interactions can be faithfully replicated...
Lightweight cryptography (LWC) provides cryptographic solutions for resource-constrained devices such as RFID tags, industrial controllers, sensor nodes, and smart cards. LWC based devices have stringent constraints on power consumption and are vulnerable to side-channel attacks such as Differential Power Analysis (DPA). The existing CMOS-based countermeasures for DPA are not suitable for circuits...
To continue scaling in future and to meet emerging application requirements, revolutionary concepts are required not just on "how can we find better switches to implement computers", but also on "how computers compute logic". Multi-Valued Logic (MVL) provides one such opportunity, since efficient implementation of MVL can allow compact and enhanced information processing and be...
Analyzing spatio-temporal data like video is a challenging task that requires processing visual and temporal information effectively. Convolutional Neural Networks have shown promise as baseline fixed feature extractors through transfer learning, a technique that helps minimize the training cost on visual information. Temporal information is often handled using hand-crafted features or Recurrent Neural...
The architecture, operation, and characteristics of two post-CMOS reconfigurable fabrics are identified to realize energy-sparing and resilience features, while remaining feasible for near-term fabrication. First, Storage Cell Replacement Fabrics (SCRFs) provide a reconfigurable computing platform utilizing near- zero leakage Spin Hall Effect devices which replace SRAM bit-cells within Look-Up Tables...
Provides an abstract for each of the keynote presentations and a brief professional biography of each presenter. The complete presentations were not made available for publication as part of the conference proceedings.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.