The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A family of linearized transconductors consisting of N bipolar transistor differential pairs are introduced. The basic idea of the linearization technique is to synthesize a single linearized de transfer characteristic from the nonlinear transfer characteristics of individual differential pairs operating in parallel. Maximally flat transfer characteristics can be obtained by giving each pair an appropriate...
A 55 nsec 4Mbit CMOS EPROM has been developed. Fast access time has been achieved splitting bit lines and using mid-word line repeaters. A new matrix biasing scheme is used to improve the Vee operating range; The device features a typical programming time of 10 usec and an active current of 30 mA; it is produced with a 0.8 um CMOS twin-well process.
A low noise, high dynamic range wide-band amplifier matching either a telescope or a wire antenna for SW receivers is presented. The amplifier features low noise, low distortion and rail to rail swing capability. With 5 V single supply, a signal of 4 Vpp can be driven into 500 ??//10 pF load. For the wire antenna, the measured equivalent input noise is 0.25 ??Vrms within 2.5 kHz IF band and a high...
ALMA is a structured ASIC design methodology for silicon compilation to be used as a front end to existing CAD environments which provide the lower level silicon compilation tools (data path compiler, logic synthesizer, place & route...). This methodology relies on the use of cell libraries available from vendors and a new HDL: "A". This language describes the structure of the circuit...
In order to speed up transient analysis a combination of local timestep control for computing circuit blocks and a bypass strategy for evaluating the nonlinear device equations during Newton iteration is considered. Examples are given which demonstrate that by combining the two concepts a total saving of computational expense is obtained which significantly exceeds that for each concept used separately.
The concept of automatic AC modeling of analog integrated circuits is demonstrated via selected examples. A new self-contained symbolic analysis tool, ASAP, has been developed to this end. It is able to automatically compute both exact and simplified expressions for any of the system functions associated to analog circuits. Efficiency, ability to manage complexity and portability are the fundamental...
New design concepts have been applied to a CMOS continuous-time fully differential charge amplifier using parasitic lateral bipolar transistors. Processed in a standard 3 microns P-Well CMOS technology, this circuit combines a very low input noise voltage (3.5nV/??Hz @700Hz) with a low input capacitance (≪10pF), high CMRR and PSRR and 50?? compatible outputs. It can be considered as a good competitor...
In this paper, we describe an architecture of a microcontroller called MAPS which answers the safety criterions of the signalling railway industries. MAPS has been designed by using, on the same chip and for the first time, thanks to the UBIST technique, a self-checking circuit and two fail safe interfaces.
A 5-bit, monolithic GaAs analog to digital converter, fabricated by the Philips Microwave Limeil Foundry (PML) with a standard Normally-off process, has been characterized using a digital method by Commissariat ?? l'Energie Atomique. The design of this circuit has been reported elsewhere (1) and is based on a conventional flash structure. High frequency measurements showed that an effective resolution...
A chip is presented that generates weighted random patterns, applies them to a circuit under test and evaluates the test responses. The generated test patterns correspond to multiple sets of weights. Test response evaluation is done by signature analysis. The chip can easily be connected to a micro computer and thus constitutes the key element of a low-cost test equipment.
A 10-bit binary-weighted D/A converter based on current division is presented. The effective resolution bandwidth is 4 MHz at a maximum clock frequency of 40 MHz. The circuit is integrated in a 0.8 μm double metal CMOS technology and the chip area equals 0.4 mm2. In this paper special attention is paid to matching properties of the bit currents and switching aspects.
This paper describes a clock interface suitable in the high speed monolithic bipolar A/D converters. It is based on two main cells. An input buffer drives in a fully symmetrical manner capacitive loads with an optimal slew rate. Then, an adjustable delay circuit gives flexibility in the delay matching around the circuit. This interface implemented in a 7 Ghz bipolar process drives capacitive loads...
The design of an 8th order switched-capacitor bandpass filter centered at 57kHz with 3kHz bandwidth and linear phase characteristics in the passband is reported. Four biquads are cascaded and operated at 4.332 MHz with double-sampling technique. The group delay performance have been analyzed via Monte Carlo simulations: there results an expected mean value of 230 ??s with 2.9 ??s standard deviation,...
A CMOS-circuit is presented containing an analog switched-capacitor processor for detection of DTMF* and signalling tones on a telephone subscriber-line and a digital detection algorithm for postprocessing. The chip has been designed to work with low current consumption at low supply voltages and is fabricated in a standard CMOS-technology with self-aligned contacts [1] for digital circuits.
This paper describes recent work on R.F. circuitry for frequencies in the GHz range. Results on active mixers and low noise R.F. amplifiers on a 1 micron silicon bipolar process illustrate the current state-of-the-art, while simulations on GHz active filters show the potential for future high level analogue integration.
The major component for a new generation line circuit was designed and fabricated in a 1,2 μ CMOS technology. The circuit includes digital signal processing of receive and transit signals as well as the analog front end of four subscriber lines to a PCM digital exchange. The four channel DSP + analog front end is fabricated on a 40 mm2 1,2 μ CMOS die area. The DSP functions, the RX and TX filters,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.