The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper describes methods and simulation techniques used to verify the functional correctness of a flexible video processing engine IP. The verification environment relies on co-simulation of the RTL IP under-design with functional building blocks, developed using SystemC constructs. We try here to assess a number of problems encountered during the verification of complex IPs such as flexibility...
This paper describes a lightweight framework for prototyping runtime reconfigurable systems in a Xilinx Virtex-II Pro FPGA. The framework provides a reconfiguration and control infrastructure that allows components of the prototype system to be modified or exchanged at runtime by means of partial reconfiguration of the FPGA. The system state may be monitored and influenced by a programmable controller...
In this paper, a HW CABAC encoder architecture is proposed targeting H.264/A VC main profile. CABAC and rate distortion optimization (RDO) are two important coding tools that enhance coding efficiency of H.264/AVC How ever, coding speed of CABAC encoder is limited by the coding data dependence and its serial coding procedure, and RDO requires large memory resource and costs long delay of memory access...
Modeling a system with communicating concurrent processes is an effective way of exposing parallelism inherent in the application. When multiple processes are mapped to a processor, however, we have to serialize the execution of the processes. Such serialization usually requires scheduling that may introduce significant runtime overheads due to context switching. In this work, we propose techniques...
This paper presents the prototyping strategy used to validate the designed modules of a main profile H.264/AVC video decoder designed to achieve 1080p HDTV resolution, implemented in a FPGA. All modules designed were completely described in VHDL and further validated through simulations. The post place-and-route synthesis results indicate that the designed architectures are able to target real time...
Designing security softwares that evolve as quickly as threats is a truthful challenge. In addition, current software becomes increasingly more complex and difficult to handle even for security experts. Intrusion Detection Softwares (IDS) represent a solution that can alleviate these concerns. This paper proposes a framework to automatically build an effective online IDS which can check if the program's...
System-on-chip (SoC) architectures are called to be the platform for an ever increasing number of interactive applications. One of the most time- consuming tasks is to define communication interfaces between the different components through a number of scattered heterogeneous processing nodes. That is not only a complex task, but also very specific to a certain implementation, which may limit the...
Multiprocessor Systems-on-Chip (MPSoCs) is a trend in VLSI design, since they minimize the "design crisis " (gap between silicon technology and actual SoC design capacity) and reduce the time to market. Important issues in MPSoC design are the communication infrastructure and task mapping. MPSoCs may employ NoCs to integrate multiple programmable processor cores, specialized memories, and...
In recent years more and more system designers discovered the importance of assertion based verification (ABV) in coverage driven, functional simulations to keep pace with ever-increasing complexity of modern systems on chip (SoC). Using assertions plays a central role in the design- for-verification (DFV) methodology which is widely used in the industry. This paper presents a method that enables...
The increasing demand for embedded multimedia applications makes evident the need for end-to-end quality of service (QoS) provisioning. Particularly, operating systems, despite their location at end systems, switches or routers, must guarantee that resources under their control are adequately managed to fulfill the application requirements. This work proposes the implementation of QoS provisioning...
The following topics are dealt with: co-design; computer-based systems prototyping; hardware performance; formal specification; prototyping and development methodologies and tools, testing, applications; FPGA and software performance algorithms.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.