The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Now-a-day's network security has become an important issue. Security is most important part in data communication system. Fast progress of data exchange in electronic way, security of information is most important in data storage and also while transmission. That's why in this paper the designing of all circuit is made combinational design. Using of this combinational circuit there is zero delay at...
AES represents the algorithm for advanced encryption standard consistof different operations required in the steps of encryption and decryption. The proposed architecture is based on optimizing area in terms of reducing no of slices required for design of AES algorithm in VHDL. This paper presents AES-128 bit algorithm design consist of 128 bit symmetric key. The AES implementation, merging technique...
With worldwide communication of the private and confidential data over the computing networks or internet, there is always a chance of threat of data confidentality, data integrity and also of data availability. Information has become one of the most important assests in growing demand of need to store every single importance of events in everyday of our life. Encipherment is one of the important...
AES represents an algorithm for advanced encryption standard consist of different operations required in the steps of encryption and decryption. The proposed architecture is based on optimizing area in terms of reducing no of slices required for design of AES algorithm in VHDL. This paper produces 3 step designs. AES (TOP), AES (1-9ROUNDS), AES(LAST ROUND) in which code is divided in to three parts...
In this paper, a method to improve the security level of advanced encryption standard (AES) algorithm is proposed. The proposed algorithm, which is based on the standard AES, increases the complexity of the encryption process leading to a more difficultness against attacking and decryption of the plaintext without using the correct encryption key. The research investigates the AES algorithm with regard...
Following the increase requirement of data security, distribute information after encrypting, this is an effective method to keep its security during transporting period. This article introduces an encryption and distribution system design process. This system takes a FPGA chip as a control center. Apply VHDL implements PCI protocol and DES encryption and decryption algorithm. The function of this...
Communications usually do not have enough security. One of the ways for making the data secure is using methods for coding the information in a special manner. In this article one of the algorithms of coding and decoding information has been reviewed and explained. Coding is converting information to the form of coded text and decoding is the operation of converting coded information to the original...
Advanced Encryption Standard (AES), a Federal Information Processing Standard (FIPS), is an approved cryptographic algorithm that can be used to protect electronic data. The AES can be programmed in software or built with pure hardware. However Field Programmable Gate Arrays (FPGAs) offer a quicker and more customizable solution. This paper presents the AES algorithm with regard to FPGA and the Very...
Cryptography algorithms are becoming more necessary to ensure secure data transmission, which can be used in several applications. In this paper the hardware implementation of optimized area for the block cipher advanced encryption standard (AES-128) is introduced using field programmable gate array (FPGA). The core includes the key schedule expansion and storage, the encryption, the decryption, and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.