The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A kind of low sidelobe and high gain microstrip antenna array with 32×8 units operating in the X-band is designed, which achieves the gain of 28 dBi and the sidelobe level of −25 dB at 9.37 GHz. The Chebeshev distribution is used in designing the current distribution on the surface of this antenna, which achieves a width of main lobe of 5° in E-plane and a main lobe width of 10° in H-plane. The amplitude...
In this work, an automatic gain control amplifier for high voltage spindle recording is proposed. It is composed of a fix-gain amplifier and a variable gain amplifier (VGA) with threshold detecting logic to control the gain of VGA. The system provides 3 different gain set: 54dB, 60dB and 66dB. The bandwidth of the system covers from 0.5Hz to 1.5 KHz. The power is 7.7uW, and the integral input referred...
This paper presents the application of metamaterial structure for improving the gain of antenna to extend the reading distance of UHF RFID reader without any modifying of the original reader. The proposed structure of metamaterial is designed on the theory of Spilt Ring Resonator (SRR), which located in front of such the RFID reader, while the back side of reader is blocked with a metallic sheet as...
This paper proposes a new frequency selective surface (FSS) using interdigital slot structure. By using the interdigital slot unit cell, the size can be reduced from A/2 of conventional one to A/8. Moreover, the proposed interdigital slot FSS can be applied with a dipole antenna to resonate at 1.8 GHz, resulting in a high gain of 8.43 dB. The radiation pattern is directional and bandwidth is about...
In this paper, we study the dual-fed dual-polarized crossed bowtie antennas with different structure proposed for the radio telescope system in 300 MHz band. The performance of crossed bowtie antennas designed on the same surface (co-planar) and on different surface (stack-patch) are compared. The simulation of these antenna structures were carried out using CST Microwave Studio to determine the impedance...
This paper proposed a helical antenna in which circular parasitic rings are arranged inside a helical antenna. Compared to the gain boosting technique the traditional helical antenna, the height of the additional antenna does not increase. The gain of the proposed antenna is enhanced by a maximum of 2.5 dB in the working bandwidth by adding circular parasitic rings, while maintaining the Axial Ratio(AR)...
Three basic types of antennas have been designed and simulated for field calibration, i.e. field homogeneity or uniformity, and power efficiency. The objective is to develop the best antenna in terms of field uniformity and power efficiency. Experiments have been performed according to IEC 61000-4-3 for field calibration which analyzes the field uniformity and forward power transmitted by the antennas...
This paper proposed a new design of array microstrip antenna using slit technique to reduce dimension of the antenna for Wireless Fidelity Communication and to increase gain. Dimension of the enclosure of the proposed antenna is 269 mm × 87 mm. The proposed antenna using single layer FR4 substrate with relative permittivity (εr) of 4.3, substrate thickness (h) of 1.6 mm and loss tangent (tan δ) of...
This paper presents the design of a fully-dynamic voltage-combiners biased CMOS operational transconductance amplifier, for low-power high-speed analog-to-digital converters and high-performance switched-capacitor filters, using the UMC 130nm node. The biasing is controlled by switched-capacitors and simulation results of an optimized solution using AIDA-C, a state-of-the-art multi-objective multi-constraint...
In this work active and passive circuit components suitable for efficient in-antenna power combining are investigated with focus on the matching impedance between the individual components. In the proposed concept, the input power is split by 1∶4 couplers with 12.5Ω output impedance, which enables a very broadband input matching of the following single-ended amplifiers. To combine the output power...
This paper investigates and evaluates analog and digital low-dropout linear voltage regulators (LDO) with FinFET, TFET and hybrid TFET-FinFET implementations. We utilize Sentaurus physics-based atomistic 3D TCAD mixed-mode simulations for device characteristics and HSPICE with look-up tables based on Verilog-A models calibrated with TCAD simulation results. Frequency response, load regulation and...
A second-order Gm-C low-pass filter with a novel large-signal linearization method for operational transconductance amplifiers having low supply voltages is presented. The design technique uses a combination of unbalanced resistively degenerated differential pairs and adaptive biasing to extend the linear range. The presented unity-gain biquad filter cell is intended to be used as a building block...
This paper presents a novel planar implantable dipole antenna operating at the Medical Device Radio Communications Services band. The proposed antenna's physical volume is 19.8 mm3. The antenna exhibits gain and efficiency improvement over similar implantable dipoles through combining a square spiral with a short plain strip in each dipole arm. The antenna's gain is −26.4 dB, and its efficiency is...
In this paper an analog front-end for the multi-channel implantable recording of neural signals is presented. It is comprised by a two-stage AC-coupled low-noise amplifier (LNA) and a one stage AC-coupled variable gain amplifier (VGA). The proposed architecture employs highly power-noise efficient current reuse fully differential OTAs in the LNA stage and a fully differential folded cascode for the...
In this paper we show that significant sidelobe reduction can be achieved in uniformly-fed arrays by combining space taper (ST), beamwidth taper (BT) and direction taper (DT). A uniformly-fed 4 rectangular microstrip element array is presented as an example. The beamwidth and the beam direction of the elements are controlled by adding parasitic elements above. It is shown that the obtained sidelobe...
Since it is challenging to position the noncooperative receiver (Rx), especially when the backward frequency band of the Rx cannot be obtained by the anchors. In this paper, we propose a novel noncooperative Rx positioning method using full-duplex relay technique, where the anchors act as full-duplex relays for the Rx. It can trigger the close-loop-power-control (CLPC) between the transmitter (Tx)...
Currently, variable gain PI (VGPI) controllers are used in several applications. Its structure is built around PI controller tuning and usually an entire number is chosen for the order or degree. This paper deals with a study of a VGPI with fractional order (VGPIFO). For the PI controller tuning, a method called general method (MG) is adopted. Then, the VGPI one is established. The proposed controller...
In this paper a design of two-stage CMOS operational amplifier for sigma-delta ADC is presented, which operates at ±1.8 V power supply using 180 nm technology. This two-stage CMOS OP-AMP has been designed to indicate a unity gain frequency of 18.2MHz and indicates a gain of 71.27 dB. The design and simulation part has been done on Cadence Custom IC CAD. The simulated results are encouraging and has...
The continuous time linear equalizer (CTLE) which compensates for the high frequency loss of electrical channels is one of the key components in the design of digital serializer / desrializer (SerDes) circuits. A new technique is described to improve the CTLE performance without any area or power overhead. This technique utilizes the bulk pin of transistors as a second gate. The proposed CTLE is designed...
A bulk-driven operational transconductance amplifier (OTA), which adopts the chopper stabilization technique to attenuate the flicker noise and offset, is proposed in this paper. Operating in the subthreshold region, the chopped bulk-driven OTA has the abilities to work in low-voltage condition, thus consuming only nanowatt power. The circuit was simulated on UMC 180 nm CMOS process. Simulation results...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.