The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
An adaptive power supply regulator based on pulse skip modulation (PSM) with fast transient response is proposed in this paper. The controller of the adaptive regulator includes a clock generator, a delayline, two flip-flops, two comparators, a pulse width generator and a NAND gate. For output voltage segmentation is used, the maximum conduction duty ratio of the power switch is not limited by the...
This paper discusses a technique to simplify dynamic tests of power supplies. The technique is based on the injection of an external signal into the feedback loop of a dc-dc regulator, which makes it operating as a dynamic load, if connected to the output of the power supply under test, or as a dynamic source, if connected to its input. The technique allows to easily observe load/line transient response...
As memory speed goes up higher and I/O counts continue to increase, simulations estimating SSN-induced jitter are necessary for timing quality [1]. Traditional SSN-induced jitter simulation for high-density I/O designs normally calculates transient noise from multiple aggressors on one victim in one time domain simulation. Multiple number of simulations are required to ensure the signal pin with worst...
Envelope tracking (ET) applications demand high tracking bandwidth and high efficiency using a DC-DC converter. Design based on small-signal models using fixed frequency digital pulse width modulator (DPWM) often results in limited closed-loop bandwidth. This paper proposes a mixed-signal hysteresis current control (MSHCC) in a DC-DC buck converter with an analog current-loop and a digital voltage...
The electromagnetic disturbances as low energy electrical fast transients pulse trains generated by switching phenomena in low and medium voltage networks, or by atmospheric discharges on power distribution lines are a presence and an ongoing challenge for electrical and electronic equipment. SR EN 61000-4-4: 2009 standard “Electrical fast transients/burst immunity test” regulates the level of the...
It is envisioned that in future dc power distribution of telecom systems and data centers the smart loads will communicated with sources informing of the changes in operation. This paper presents a strategy based on a pre-energized auxiliary power circuit to suppress fast transients from electronic loads. Since the transient-occurrence time will be informed by the load, the auxiliary circuit will...
In the capacitor-based pulsed power supplies (PPS), the tabulate thyristor combination is usually used as the powerful discharge switch, and tabulate rectifier diode combination as the crowbar diode. Based on discuss of the discharge process of the PPS, emphasize on analysis of the invalidation example of the powerful devices then the method how to choose parameters of the powerful devices in PPS...
Electronic loads (E-Load) are commonly used to test power supplies. In order to test computer power supplies, the E-Load must possess an ideal controlled current source property which draws a desired load current even in the case of a very low terminal voltage of the Source-under-test (SUT). It also needs to have superior dynamic performance to simulate high slew rate load transients. This paper proposes...
According to the International Technology Roadmap for Semiconductors (ITRS) future VLSI devices of gigahertz capability are expected to have feature sizes below 45 nm with DC power supply requirements with sub 1V and the equivalent noise voltages close to the DC rail values. This scenario makes the surge resist capability of processor type loads and the associated power conversion interfaces with...
This paper presents the dynamic characteristics of the proposed digital control current mode dc-dc converter. In the proposed novel digital control circuit, the peak current-injected control is realized using the combination of the simple dual A-D signal converter and the programmed delay circuit. In 100 kHz digitally controlled dc-dc converter, it is seen in simulation that the proposed method has...
The EAST superconducting tokamak is an advanced steady state experimental device being built at ASIPP in China from 2000 to around 2006. The paper gives a description for the power supply (PS) of poloidal field (PF) in EAST. Design and test results for the thyristor switch network are emphasized with transient analyses.
Simultaneous switching noise (SSN) is an important issue for the design and test and actual ICs. In particular, SSN that originates from the internal logic circuitry becomes a serious problem as the speed and density of the internal circuit increase. In this paper, an on-chip monitor is proposed to detect potential logic errors in digital circuits due to the presence of SSN. This monitor checks the...
Polymorphic gates can be considered as a new reconfigurable technology capable of integrating logic functions with sensing in a single compact structure. Polymorphic gates whose logic function can be controlled by the level of the power supply voltage (Vdd) represent a special class of polymorphic gates. A new polymorphic NAND/NOR gate controlled by Vdd is presented. This gate was fabricated and utilized...
The design of a full integrated electronics readout for the next ILC ECAL presents many challenges. Low power dissipation is required, and it will be necessary to integrate together the very front-end stages with an analog to digital converter. We present here a 12 bit 30 MHz analog to digital converter using a pipelined architecture. It is composed by ten 1.5 bit sub-ADC with a final 2 bit flash...
In order to reject the voltage disturbance of matrix converterpsilas output side from nonlinear loads and improve the comprehensive performance of power converter system, this paper presents a randomized carried modulation strategy based on Markov chain for four-leg matrix converter. It is an optimal randomized carried modulation strategy taking the random transient matrix as variables, and taking...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.