The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
An automatic, defect-oriented method is proposed for activating latent defects in analog and mixed-signal integrated circuits. Based on the topology modification technique, added stress transistors generate voltage stress that activates these latent defects. This contrasts with burn-in testing which uses increased temperatures as a fault activation mechanism. Moreover, this Design-for-Testability...
Multilevel inverters (MLIs) consist of increased number of power semiconductor devices for the generation of desired output voltage. As the number of components increases, the probability of fault due to power semiconductors increases drastically. Although the MLI topologies are in a matured state, the research in fault detection and diagnosis (FDD) in MLIs is still in a developing stage. This paper...
DC-DC converters are essential in high power high voltage applications such as HVDC transmission systems. Fault tolerant capability in such applications is highly desired since the cost of shutdown can be high. This paper presents a novel isolated DC-DC converter that can achieve soft switching for all active switches. The converter has an input-parallel-output-series (IPOS) topology, which increases...
EPC eGaN transistors have demonstrated performance improvements in comparison with Si MOSFETs ([1], [2] and [3]) but their gate is sensitive to overvoltage (recommended gate source voltage is 5V and the maximum is 6V). In this paper, an efficient insulated and fast gate driver topology is investigated considering parasitic elements. Then, a theoretical and experimental comparison is made. An IC is...
This paper proposes dependable routing algorithms for multi-chip NoC platforms. In a multi-chip NoC platform, multiple NoCs are connected via off-chip links, and on-chip networks are seamlessly extended to a multi-chip network. Such platforms have several potential advantages in embedded systems with many cores, such as automotive control systems. One limitation of this approach is that the extended...
High amount of direct current is essential in many industrial processes. Conventional methods for obtaining high amount of direct current involve parallel operation of converters with interphase or five-legged rectifier transformer. The interphase transformer (IPT) and/or rectifier transformer employed in the system increase overall size of the system and also provide limited control over the operation...
In this paper, we present a new technique to improve the reliability of H-tree SRAM memories. This technique deals with the SRAM power-bus monitoring by using built-in current sensor (BICS) circuits that detect abnormal current dissipation in the memory power-bus. This abnormal current is the result of a single-event upset (SEU) in the memory and it is generated during the inversion of the state of...
3D contactless technology based on capacitive coupling represents a promising solution for high-speed and low power signaling in vertically integrated chips. AC coupled interconnects do not suffer from mechanical stress, and the parasitic load is much reduced when compared to standard DC solutions, such as wire bonding and micro bumps. Communication system based on wireless interconnection scheme...
The way of on-board digital signal processing based on FPGA is studied. It contains requirement analysis of the on-board processing functional specifications, an on-board real-time digital signal processing system is designed with radiation tolerant FPGA. The design takes full advantage of the massively parallel architecture of the FPGA logic slices to achieve real-time processing at a high data rate,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.