The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Multimedia applications in the wireless domain require not only contention-based communication, but also reservation based one. The IEEE 802.15.4 standard is widely used for Wireless Sensor Networks (WSNs), and is a standard for low rate, low power and low cost WPANs (Wireless Personal Area Networks). Moreover, it supports the allocation of Guaranteed Time Slot (GTS) to the devices in Contention free...
This paper focuses on the algorithm which can be very efficient for the purpose to minimize the delays introduced in the circuit because of placement and routing. Placing and routing operations are performed when an FPGA device is used for implementation. The delay introduced by logic block and the delay introduced by interconnection can be analyzed by the use of efficient place and route algorithm...
MANETs have some special characteristics such as open network architecture, shared wireless medium and highly dynamic topology which make them much prone to different attacks. Denial of service (DoS) attack, the most common of all, if occurs becomes difficult to detect and defend. One of such attacks is JellyFish attack which is further categorized as JF Reorder Attack, JF Periodic Dropping Attack...
In this paper, we investigate the performance of contention bandwidth request (BR) mechanisms for WiMAX two-hop relay network under ITU-R vehicular pathloss model. The first hop and second hop corresponds to air interface from mobile station (MS) to relay station (RS) and from RS to base station (BS), respectively. To overcome fixed bandwidth allocation at RS, the proposed system carries out contention...
A reverse direction transmission and block acknowledgement are the main features to improve the performance of MAC layer based on next generation wireless LANs. When the data send it in reverse direction from side A to B, side B does not need to send separate ACK, it may wait for a period of time is less than the sender's time of period to avoid the retransmission at sender and send a piggyback frame...
This paper proposes an injection locked four stage differential ring voltage controlled oscillator (VCO) in which in-phase and quadrature phase of the reference signal is injected after the first stage, for both frequency multiplication and division. The free running frequency of 4-stage differential VCO is 485MHz. Frequency Multiplication is carried out by injecting a reference frequency of 1.25GHz...
Orthogonal Variable Spreading Factor (OVSF) based networks require careful assignment of code to a new call. In this paper an assignment design is proposed which reduces number of code searches with less code blocking probability. The proposed design partitioned code tree into two parts and for a new call the algorithm needs to check one portion of the code tree for most of the calls. If no vacant...
Voice over Internet Protocol (Voice over IP, VoIP) is one of a family of communication protocols, and transmission technologies. It is used for delivery of voice communications and multimedia sessions over Internet Protocol (IP) networks. Session Initiation Protocol (SIP) is a signaling protocol, widely used for controlling multimedia communication sessions such as voice and video calls over Internet...
Vedic Mathematics is the ancient methodology of Indian mathematics which has a unique computational technique for calculations based on 16 Sutras (Formulae). Novel Binary divider architecture for high speed VLSI application using such ancient methodology is presented in this paper. Propagation delay and dynamic power consumption of a divider circuitry were minimized significantly by removing unnecessary...
In a wireless sensor network data from a source is forwarded either in a single hop or multi-hop fashion and most of the nodes energy is depleted while forwarding. The highest priority data is not handled effectively and this forwarding mechanism doesn't suit to industrial application such as industrial boilers where data below the critical levels are important. The rate at which the level decreases...
To represent very large or small values, large range is required as the integer representation is no longer appropriate. These values can be represented using the IEEE-754 standard based floating point representation. This paper presents high speed ASIC implementation of a floating point arithmetic unit which can perform addition, subtraction, multiplication, division functions on 32-bit operands...
In sparse mobile ad hoc networks, to assure the packet delivery ratio and to trim down the transmission delay is the challenging tasks while routing protocols are designed. Routing protocols for the sparse networks based on the epidemic theory had shown the improved performance in the aspect of getting better transmission successful rate and reducing the delay. In epidemic routing, messages are distributed...
Domino circuits are becoming increasingly popular due to their speed and area advantages over their static counterparts. Every new generation of mobile processors employs domino circuits in critical paths to reduce delay. Multiplexers are one such combinational circuit finding extensive use in register files and execution units where data needs to be routed to one of the several operators. Power consumption,...
Domino CMOS logic circuits are widely used these days in the design of high-performance modules in modern day integrated chips and microprocessors. The feature of high speed and less area overhead of these logic circuits compared to other logic styles make them a popular choice in the design of high speed circuits. As power consumption is directly proportional to the dynamic node capacitance, a new...
The advantages of simultaneous read and write operations for dual-port SRAM memory cells are well known. In this paper two configurations of dual-port 8-Transistor Differential (8T-D) and 7-Transistor Single End SRAM cells are presented. The benefits of power-delay product and power dissipation are verified. The goals of low power and high performance control of the full CMOS SRAM can be achieved...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.