The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a 2.125GBd 10bit Serialize/Deserialize (SERDES) system has been implemented, transmitter section and receiver section are capable of working simultaneously. A new architecture of CDR and PLL has been proposed. The same coarse loop is used in the PLL and CDR to set each digital control bits of VCO. And a pre-emphasis driver is utilized to compensate for the high frequency attenuation...
RapidIO is an open standard that provides high-performance interconnect for chip-to-chip, board-to-board, and chassis-to-chassis communications. In this paper, we present an executable RapidIO interconnect in which an improved Buffer structure based on flow control is put forward. It helps to provide a smooth data flow, strong built-in error detection and error recovery mechanisms. It is tested to...
Based on the principle of piecewise compensation, a new high-order curvature compensated method of bandgap reference is presented in this paper. This method focuses on forming multiple local extrema of the curve of reference voltage instead of single valley or peak in the entire operating temperature range, which improves the temperature independence significantly. It has a temperature coefficient...
A new digital calibration technique to compensate the process and temperature induced deviation of current reference is presented. The circuit is designed with 0.18-μm CMOS all-digital technology. Temperature and process compensation is achieved by a Digital Calibration (DC) module in which binary search is adopted to accelerate the calibration. The DC dynamically adjusts the digital-controlled resistor...
This paper proposes the design of programmable multi-channel reference voltage source integrated in LCoS chip, analyses the role of reference voltage in LCoS display system. Emphasis was placed on the design of analog circuits which consist of dual ladder resistor D/A converter and constant gm rail-to-rail operational amplifier. The reference voltage source for gamma correction of LCoS display is...
With the trend of low-power, low-voltage in IC design, conventional band-gap voltage reference will not be the most suitable candidate anymore. In this paper, an op amp-less band-gap voltage reference is designed in 0.35um 5V/3.3V CMOS process. After the principle and stability of the voltage reference is introduced, the power supply noise rejection ratio (PSRR) and temperature coefficient in low...
This paper analyzes a voltage regulator with widely range of power supply which is essential module in switching mode power supply. It is composed of Pre-charging Circuit, Bandgap Reference Circuit, Current Reference Circuit, Thermal Protect Circuit and Low-dropout (LDO) regulator. A frequency compensation method with buffer stage isolation is utilized, that conduces to the improvements of transient...
Reducing the power consumption is one of the most important design problems at present. Modern microprocessors employ caches to bridge the great speed variance between the main memory and the central processing unit, but these caches propose larger and larger proportion in the total power consumption. In fact, many values rarely need the full-bit dynamic range supported by a cache. The Narrow-Width...
This paper gives a study of leakage in 90nm logic CMOS technology, and by analyzing the power constitutions in multi-ported register files and the leakage in different nMOS transistors with different power supply, a low-swing strategy for bit lines is used in saving power. In this paper an 8 read / 4 write ports write-through register file is designed and it dissipates 10.04mW at 500MHz, which save...
An 8-bit Reduced Instruction Set Computer (RISC) Micro Controller Unit (MCU) has been implemented in this paper, including the design of pipeline and critical modules. The whole design uses two-stage pipeline which enables instruction-fetching modules and instruction-executing modules to work simultaneously. Its instruction set is compatible with PIC16F87XA instruction set and it achieves the execution...
The lighting system posed by the combination of solar photovoltaic power generation and the white LED illumination is an optimal environmental energy-efficient lighting system and an important trend of development in the future. This paper is focusing on the solar energy and the municipal power complementary LED lighting control system, and the research based on the paper is on the processor - the...
An optimized architecture is proposed for real-time automatic cloud detection system with Spectrum and Texture Analysis Combination (STAC) approach. The STAC approach is hard to be implemented in hardware, for the calculation of fractal dimension (FD) and angle second moments (ASM) of the approach consumes large computation time and hardware resources. By optimizing the calculation process of the...
This paper proposes an improved design approach for high order switched-capacitor (SC) band-pass filters. The de-normalized LC filter prototype is obtained directly using the proposed approach. The signal flow graph (SFG) of the LC prototype is obtained using active ladder synthesis method. A new node scaling method for simplifying the signal flow graph of the filters is proposed. With the node scaling,...
In this paper, an analog current mode implementation of a fully programmable Gaussian function generator (GFG) is presented. The subthreshold current mode circuits enable the design to operate at very low supply voltage and consume very little power. Translinear loop technique is used to generate high precision quadratic current and a single PMOS transistor is used to generate the Gaussian profile...
PLL (Phase Locked Loop) based frequency synthesizers are widely used in the wireless communication field. This paper puts focus on the design and implementation of a 60dB SNR (Signal to Noise Ratio) FM transmitter, which realizes direct frequency modulation of audio signal by utilizing a carrier frequency ranging from 78MHz to 108MHz, with a 100 kHz channel selection resolution. Fabricated in standard...
In this paper, a 160×120 microdisplay based on organic light emitting diode (OLED) is implemented and analysed. Current driving scheme is employed due to the requirement of extremely small driving current in the microdisplay application. 16 levels gray scale is realized with a current mode digital to analog converter (DAC). The OLED microdisplay can provide compact structure and extremely low power...
MOS-Triggered Silicon Controlled Rectifier(SCR) has been used as on chip Electrostatic Discharge (ESD) protection. However, the inherit slow turn-on speed is a major drawback of SCR. The compact MOS-Triggered SCR devices have been proposed and investigated in a 0.13μm CMOS process with the consideration of turn-on speed. From the test results, the turn on time of compact MOS-Triggered SCR has improved...
This paper provides a novel bulk-compensated technique used in sub-threshold integrated circuits (ICs), solving the problem that MOS transistors in the sub-threshold area are extremely sensitive to the issue of process variation. The bulk-compensated technique builds up a unique "detecting-feedback" loop, and achieves an effective compensation for the process-related fluctuation of MOS transistors...
This paper presents a technique for the synthesis of very sharp IIR filter using the frequency response masking (FRM) technique. Both the bandedge shaping and masking filters are recursive filters. The filter is optimized jointly using semi-infinite programming. Bounded input bounded output (BIBO) stability is ensured by imposing constraints on the multiplier coefficients during the optimization process...
This paper implements a fast complete deblocking filter on a novel coarse-grained reconfigurable processor, REMUS (REconfigurable Multimedia System). Reconfigurable processors have been proved to be the potential candidates for multimedia processing. However, their weakness in processing control-intensive tasks becomes a bottleneck in many reconfigurable applications. Mapping control-intensive tasks...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.