The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents the design and implementation of a forty-order FIR filter for IF GPS signal simulator with three algorithms: multiply and accumulate (MAC), add-and-shift scheme with CSD encoding (CSD), new common sub-expression elimination (CSE). Each scheme is analyzed in detail including design and optimization process to find the best one with the least hardware resource and power consumption...
This paper presents a technique for the synthesis of very sharp IIR filter using the frequency response masking (FRM) technique. Both the bandedge shaping and masking filters are recursive filters. The filter is optimized jointly using semi-infinite programming. Bounded input bounded output (BIBO) stability is ensured by imposing constraints on the multiplier coefficients during the optimization process...
This paper presents the ASIC design and implementation of digital baseband system for UHF RFID reader based on EPC Global C1G2 /ISO 18000-6c protocol. The digital baseband system consists of two parts: transmitter and receiver, which inculing encoding module, decoding module, channel filers, CRC chenk module, control module and a SPI module. It is described in verilog HDL in RTL level, with Design...
This paper proposes a finite-impulse response (FIR) based UWB transmitter. The pulse is optimized by genetic algorithm (GA) with the power spectral efficiency of 74%. The injection-locking technology for jitter reduction with loop filtering and phase filtering is discussed which significantly reduces the amount of jitter in high frequencies. By using the genetic algorithm, the optimal FIR pulse could...
Multiplication by one or several constants is a frequently required arithmetic operation in many DSP functions. A fast and low power implementation for single constant multiplication based on Canonical Signed Digit (CSD) was proposed by Pai et al. to extend it for multiple constant multiplication, two upper bounds for the number of partial product rows were derived. The general upper bound depends...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.