The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This work presents the design and construction of a prototype of a distributed system for gait analysis with the aim in helping diagnosis and rehabilitation treatment of elderly population with balance disorders. A suitable set of requirements for the recording and subsequent analysis of the human gait parameters were defined. The prototype should be able to record the movements of the body where...
This work presents a study of the CMOS based R-2R ladder network (also called M-2M) Digital-to-Analog Converter (DAC) as a potential candidate for ultra-low voltage (ULV) applications, i.e. supply voltages VDD lower than 200mV. MOS transistors operate in subthreshold under such very low VDD, and the circuit analysis must be done using an all-region continuous MOSFET model. Simulation results in a...
This paper presents a fault location method based on the power system impedance estimation (MBM). The proposed methodology uses the power system parameters, the available measurements at the main power substation and at the end node of the main radial. The approach is validated in the IEEE 34-nodes test power system, where single phase to ground, phase to phase and three phase faults and fault resistances...
The design of a low voltage current-mode CMOS multiplier/divider circuit is presented in this paper. This circuit is used to implement the type-reducer block of Type-2 Fuzzy Logic Controller chip. The simulation results of multiplier/divider circuit have been done in CMOS 0.35µm technology through Pspice software using a single supply voltage of 1.8V.
An optimization approach is proposed which can be used to design all types of filter banks. The design problem is formulated as the iterative minimization of two quadratic functions consisting of the perfect reconstruction (PR) condition and the energy in the filters' stopband areas. By relaxing the frequency specifications on the filters' passband areas, the performance indexes are becoming quadratic...
This work presents a novel implementation of reversible gates and reversible ALU, all based in quantum-dot cellular automata (QCA). QCA has been considered as an alternative for field-effect transistors due to its quite small size (nanometers), ultra-low power consumption and clock rate (terahertz range). On the other hand, reversible computation is a new paradigm where all logic operations can be...
This paper describes the design and implementation of a low-pass third-order single-loop single-bit continuous-time sigma-delta modulator (CT-SDM) in a 130 nm CMOS process. To reduce clock jitter effects and operational amplifiers requirements a non-return-to-zero (NRZ) digital-to-analog converter (DAC) pulse shape was employed. Post-layout simulation results indicate that the modulator achieves 56...
NoC-Based Dynamic Reconfigurable Systems (DRSs) implemented over FPGA devices change their configuration at the run time by re-positioning or replacing the existing processing modules into the network. Several Dynamically Reconfigurable NoCs (DRNoCs) in the literature, propose adaptive routing algorithms in order to handle the network structure alteration. Nevertheless, their implementation cost is...
Oscillatory Neural Networks (ONNs) are an intriguing brain-inspired paradigm for massively parallel computing, but implementations in CMOS fail to produce competitive architecture performance. While representing each artificial neuron with a CMOS oscillator does not scale well in terms of power and area, we have recently demonstrated the design and fabrication of low-power, small-area voltage controlled...
In this work, a consistent, physics-based, one-equation-all-regions model for flicker noise in MOS transistors that consider both mobility and carrier number fluctuations is presented. The final result resembles the known BSIM flicker noise model but some inconsistencies are avoided because approximations and interpolation are not necessary. A exact noise integration along the channel was possible...
Several applications of wireless sensor networks in general, and swarm robotic systems in particular, require that each device, sensor or robot, is able to estimate its position. Due to the hardware constraints, typical of these devices, the use of a Global Positioning System (GPS) is often not feasible. Alternatively, some deterministic localization techniques based on distance measurements to existing...
Safety is one of the main concerns in ASICs for implantable medical devices. One general rule for safety is that the failure of a single circuit element in a circuit connected to tissue must not cause a DC current flow through the electrode connected to tissue larger than a few µA. In single electrodes and electrode arrays, there are many switches to deliver stimuli, to select the polarity, or to...
This paper presents considerations about the design and operation of electrostatic generators based on Bennet's doubler, when realized with microelectromechanics techniques. Electrical models taken from mechanical analogs are used to simulate the devices in operation, with the effects of the mechanical operations and interactions with electrical forces taken into account in the models. From the simulated...
The evolution of technology into deep submicron domains leads to increasingly complex timing closure problems to design multiprocessor systems. One natural alternative is to resort to the globally asynchronous, locally synchronous paradigm (GALS). This work proposes a generic architecture for very low power- and area-overhead local clock generators (LCG) to drive individual modules of a multiprocessor,...
In modern integrated circuits, the Electromigration (EM) effects are not just seen on power delivery networks. EM is also an increasing problem in the internal metal wires of cells, referred as cell-internal signal Electromigration. In this work we present a detailed analysis of the cell-internal signal Electromigration effects considering different logic gates. The lifetime optimization by placing...
Mobile artifacts such as smartphones have made possible the development of wearable systems for user activity monitoring and recognition due to the synergy of communication, computation and sensing capabilities in battery-powered systems-on-chip. Due to user acceptability, smartphones are able to measure nonintrusively proprioceptive motion outside of a controlled environment for rather long periods...
This work presents a computer-aided design (CAD) approach for voltage reference circuits by controlling main characteristics of voltage references, such as temperature coefficient, power consumption, mismatch due to the manufacturing process, transistor area, and output noise. The CAD tool and the proposed methodology allow the designer to obtain accurate and optimum initial circuit sizing, thereby...
Through-Silicon-Vias (TSVs) are the key enabling technology for high performance of three-dimension Multi-processor System-on-Chip (3D-MPSoC). Physical weaknesses of TSVs can be exploited by malicious software to attack the system. By means of the manipulation of the TSV communication an attacker is able to modify, spy and even denial the TSV communication. Extending just 2D security mechanisms to...
In this paper, two classes of approaches to include PMU measurements in the power system state estimation are analyzed and compared in terms of accuracy and adaptability. These state estimators (SEs) are evaluated by considering measurement containing gaussian errors and the three main methods presented in the literature for measurement standard deviations definition. The main found is that the standard...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.