The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper authors have compared two prominent adiabatic logic designs ECRL and PFAL. A 2Ω1 Mux using these design techniques are implemented and results are compared like minimum/maximum voltage, average power consumption, total power consumption etc. The Designing of schematic and simulation of the circuits are done on tanner tool vl3. From the results it is found that the output levels for PFAL...
One of the major concerns for designing VLSI circuits has been the amount of power dissipated by these circuits. Hence, adiabatic techniques such as ECRL and PFAL for low power circuit design came into being. This paper proposes design of basic gates using these two techniques. Tanner ECAD tool is used and the circuits are implemented using the 1.25 micron technology. Transistor count for AND, NOR,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.