The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents architecture and simulation results of the analog part of a multichannel integrated circuit (IC) for optical radiation sensors (visible and infrared light) that can be used in high-speed applications. The complete prototype, called Optical Radiation Readout Circuit (ORRC) is composed of analog front end and moderate-resolution analog-to-digital converter (ADC) included in every...
This paper presents results of analyses of full adders structures to build of low-power adders for specific data. At first four 1-bit full adder cells were selected from literature, designed in UMC 180nm technology and simulated for assessment of theirs energetic and time parameters. Extended power consumption model, taking into consideration input vector changes, was used, giving more accurate values...
This paper introduces the application of compact modeling for the automatic design of RF/analog wireless communications building blocks. The need for attaining ever more stringent specifications makes imperious the use of optimization-based techniques. Market competiveness makes design time a major concern, rendering analytical based optimization methodologies a preferable solution to be adopted....
We report on the design and measurements of a prototype integrated circuit structure implemented in CMOS 180 nm technology and dedicated for readout of silicon pixel detectors. The prototype structure contains 16 channels, which are built of a charge sensitive amplifier and a main amplifier stage. We present both, the design procedure of the readout front-end electronics based on an inverter amplifier...
This paper presents a dual stage charge-sensitive amplifier designed for long silicon strip detectors. It allows to obtain a linear Time-over-Threshold processing using constant current feedback for charge and interaction time measurements when working with large capacitance sensors (e.g. Cdet=30 pF). The paper includes details of architecture and simulation results.
What decoder is, everyone knows. The paper presents a method of n-to-2n-lines decoders design in easy way. Based on a few building blocks only, especially prepared, and appropriate procedure of their placement, a decoder of any size can be build. Layouts of all needed fundamental blocks were designed in CMOS technology, as standard library Moreover, some important parameters, such area, power dissipation...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.