The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This article presents the optimization process for a new architecture of digital-enhanced radio frequency receiver. This receiver is based on combining charge sampling filters and hybrid filter banks techniques. We describe the structure optimization based on a compromise between performance and implementation constraints. We then show the performances evaluation in system-level and electrical level...
This paper presents a two-channel Hybrid Filter Bank (HFB) Analog-to-Digital Converter (ADC) that targets broadband digitization, for Cognitive Radio (CR) applications. The proposed architecture partitioning uses low-cost third order Butterworth analog filters and fourth order digital IIR filters. The optimization algorithm combines direct simplex search, minimax methods and a perturbation strategy...
In this work an analytical design method for two types of 2D recursive filters is proposed. The design starts from a given analog prototype filter with specified parameters and a transfer function which is factorized into elementary (biquad) functions. Applying adequate frequency transformations to these functions, the desired 2D filters are directly obtained in a factorized form, preserving the selectivity...
The paper deals with the possibility of using the spatio-temporal dynamics of a class of CNN's for texture classification. The principle of the proposed architecture is discussed and the design of a bank of spatial filters for this kind of application is presented. Transistor level simulation and considerations regarding the architecture reconfiguration will be given as well.
The aim of this paper is to describe a method of filter bank realization using the switched capacitor (SC) technique. The analysis of steps needed for this realization is performed. The correct solution requires the IIR filter bank synthesis followed by the conversion to SC circuits. Due to simplicity only the two-channel filter bank is used. The main points of the whole design procedure and key recommendations...
As wireless communication devices have increased rapidly, much attention has been paid to the spectrum resources. Cognitive Radio (CR) technology has received increasing attention as a potential approach to utilize more effectively the radio frequency bands. CRs need to dynamically and reliably determine spectral holes which could be used for secondary transmissions. In this study, wideband multichannel...
The paper discusses the possibility of using the dynamics of a class of Cellular Neural Networks (CNN's) for electrocardiogram (ECG) signals classification. The main idea is that of segmentation and transformation of the temporal signal into a 1D spatial one which is further processed by means of a bank of linear spatial filters using a parallel architecture of CNN type. A major advantage of the proposed...
Software defined radios require selectable bandwidth digital filters to process the many different bandwidth signals pulled from or inserted into the ether. Implementation considerations favor fixed length digital filters with fixed coefficients that can be implemented with hardwired multipliers. This paper describes two filter architectures that use M-path polyphase partitions to implement variable...
This paper proposes high performance dedicated hardware architecture for the Haar Wavelet transform, whose structure is based on nine levels of decomposition. The architecture is described in hardware description language VHDL, and it has been designed by using fixed point arithmetic, and also using efficient arithmetic operators into their sub modules. The efficiency of the architecture was proved...
In this paper the practical aspects of the extracted window method applied to the nearly optimal fractional sample delay (FSD) filter design has been investigated. As the window method is one of the most numerically efficient digital filter design methods, this approach is well suited for variable fractional sample delay (VFSD) filter implementations which require frequent impulse response recalculation...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.