The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A single-chip stereo imager incorporates two 128times128 linear current-mode active pixel sensors with 10mum pixel pitch and 1.2% uncorrected FPN. The chip, fabricated in a 0.35mum 3.3V 4M2P CMOS process, uses parallel computation of the sum-of-absolute-difference matching metric and confidence measures to produce 114times125 depth maps at 30frames/s using 33mW from 3.3V
A 10Gb/s AGC amplifier is implemented in 0.18mum CMOS technology. The circuit uses a linear-in-dB controlled VGA with 58dB tuning range. For input swings from 18mVpp to 1Vpp, the output swing is 430mVpp within +0.4 to -0.8dB variations. The measured dynamic range is 35dB with BER <10 -12. The AGC consumes 54mW from a 1.8V supply
A DC-to-44GHz amplifier with 19dB differential gain in a standard 90nm CMOS technology is presented. Capacitive bandwidth and group-delay enhancements are combined with series peaking in a shunt-peaking amplifier. The circuit occupies 0.02mm2 and dissipates 57mW at 1V
A progressive 1/1.8-inch 1920times1440 CMOS image sensor with a column-inline dual CDS architecture uses a 0.18mum CMOS process. This sensor implements digital double sampling with analog CDS on a column parallel ADC. Random noise is 5.2e-rms and the DR is 68dB at 180frames/s(6.0Gb/s). FPN is <0.5e-rms without the correction circuit
A 516times514 1000+ frames/s CMOS sensor with integrated camera link transmitter is designed in 0.35mum 2P3M CMOS and dissipates 1.2W at 3.3V. The sensor can drive a 3m cable delivering 4Gb/s of data
Using a composite source-follower with positive feedback to synthesize complex poles, a single-branch CMOS biquad achieves large linearity at low overdrive voltage, saving power. In 0.18mum CMOS with a 1.8V supply, a 41h-order 10MHz filter for WLAN applications achieves 17.5dBm IIP3 and mu40dB HD3 for a 600mVpp_diff input signal amplitude. A 24muVrms noise gives a 79dB DR while drawing 2.25mA from...
A fully integrated 0.18mum SiGe synchronous buck DC/DC converter with an on-chip LC output filter supporting a maximum output current of 200mA and efficiency of 64% is presented. The converter utilizes a 10mum-thick electroplated copper layer for integrated inductors and gate capacitors. High switching frequency of 45MHz, multi-phase interleaved operation, and fast hysteretic control reduces the filter...
A 10Gb/s CDR and DEMUX IC in a 0.13mum CMOS consumes 100mA from a 1.2V core supply and 205mA from a 2.5V I/O supply including 18 LVDS drivers. The CDR system uses a quarter-rate linear phase detector and a 4-phase 2.5GHz LC-QVCO to achieve a BER of <10-15 and a jitter tolerance of 0.5UIpp exceeding the OC-192 standard
A micropower chopper-stabilized opamp uses an SC notch filter with synchronous integration inside the CT signal path to eliminate chopping noise. Characteristics include rail-to-rail I/O, 15muA supply current at 1.8 to 5.5V, 2muV offset, 55nV/radicHz noise, 350kHz GBW, and a chopping frequency of 125kHz. The die area is 0.7mm2 using 0.6mum CMOS
Embedded sensors based on printed organic semiconductors are attractive for use in product content monitoring due to their low cost. Arraying multiple sensor elements, in a bridge topology, yields signatures that achieve high specificity using non-specific elements. The output signal is amplified and digitized to detect numerous analytes with up to 10ppm sensitivity. A wine-spoilage application is...
RFID tags using organic transistors are described: Two 8b tags carrying different codes, energized and read out at 13.56MHz, the defacto standard for item-level ID, have been tested and demonstrated to enable multiple-object identification for the first time; A 64b tag, the most complex organic transponder reported to date, operates at 125kHz and employs 1938 transistors
Organic FETs (OFETs) are integrated with actuators and a Braille sheet display is demonstrated. A back-gated OFET SRAM and the circuit technology for the Braille sheet display to enhance speed, yield and lifetime are presented along with essential elements for future large-area electronics made with OFETs
This paper presents an all-format DVD SoC front-end DSP capable of 550Mb/s for HD-DVD, Blu-ray disc and DVD/CD red laser rewritable standards. This chip includes an analog front-end; PRML read channel, disc controller, servo system and dual processor. The analog blocks contain 640k transistors, and the digital blocks consist of 2.3M gates with a die area of 62mm2
A direct digital frequency synthesizer/mixer IC processes two 12b quadrature inputs by providing two quadrature 13b outputs with a SFDR greater than 90dB and a frequency resolution of 0.088Hz at 380MHz clock frequency. The IC has an area of 0.22mm2 in 0.25mum CMOS and dissipates 150mW at 380MHz with a supply of 2.5V. At 1.8V, the power dissipation is 53mW at 270MHz
A series pipelined CAS latency control with voltage-controlled delay line that extends maximum data rate to 2.5Gb/s/pin at 1.7V, is presented. Other schemes applied in the DLL are dual loop control that increases power noise immunity and LPDCC that achieves low power consumption. All these schemes are implemented in a 8M times 32 device using a 0.10 mum DRAM process
Panel-sized TFT-LCD column drivers have been fabricated on a glass substrate with TF CMOS and low-resistivity copper-plated interconnections. These operate with a 16.25MHz internal clock, have 6b DACs, 6b accuracy with either 3072 or 1536 outputs, and use an offset-controlled amplifier. The operation of 15 inch XGA LCDs is demonstrated using panel-sized column drivers.
Tree-style AND-type match-line and segmented search-line schemes cooperatively improve TCAM speed and energy efficiency for applications like IP-address lookup in a network router. Fabricated in a 0.13mum process, the TCAM achieves 1.10ns search time with 0.348 fJ/b/search
A 512Mb DRAM operates up to a data-rate of 2Gb/s/pin. It employs an averaging pad-driver design which reduces simultaneous switching noise to one third of a conventional design. Resistive damping elements eliminate the level degradation of the receivers caused by an oscillation of the on-chip ground. A technique for cancelling line-to-line coupling noise is also described
A current driver with 720 outputs for active-matrix organic LEDs uses a current-copier scheme to produce 64 gray levels with maximum 2% error from 10nA to 10uA on a 19.2 times 17.8mm2 die
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.