The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents one fabrication process of a triple-layer stacked TSV interposer for switch matrix consisting of eight RF chips. There are about 600 TSVs in the interposer and the diameter of TSV is 40um with the aspect ratio being 4:1. The whole area of the interposer is 13.5 mm × 7.5mm and the thickness of the triple-layer stacked interposer is only about 0.7mm. After the process, the electrical...
In this paper, a low-cost through-multilayer TSV integration process has been developed. The features are that a double-layer spin coating technique is applied to prevent residual photoresist left inside TSVs. Besides, redistribution layer is deposited before TSV filling in order to eliminate the front-side chemical-mechanical planarization process, which will lower the fabrication cost. Basic electrical...
As the pitch of TSVs shrinks down, electrical characteristics of TSV become more complicated and mechanical stress becomes a critical issue. The objective of this paper is to study the electrical and mechanical characteristics of fine pitch TSV. The features are that the fine pitch TSV samples are fabricated with self-integrated micro heater and thermocouple, which are integrated to act as the hot...
In this paper, a Micro-Infrared Photo-elasticity (MIPE) system was set up and applied to evaluate the residual stress of Si chip around TSV. The MIPE system can only give overall stress information along thickness. To investigate the stress distribution around TSV quantitatively, finite element method was employed and the simulation results were compared with that of experimental measurements. Through...
In this paper, a Micro-Infrared Photo-elasticity (MIPE) system was set up and applied to evaluate the residual stress of Si chip around TSV. The MIPE system can only give overall stress information along thickness. To investigate the stress distribution around TSV quantitatively, finite element method was employed and the simulation results were compared with that of experimental measurements. Through...
We reported a wafer level through-stack-via (TSV) integration approach for stacked memory module using onetime bottom-up copper filling. This bumpless TSV integration approach simplified the fabrication process and provided better reliability compared with solder based technologies. Silicon wafer with blind vias was first bonded to a carrier wafer face to face with pre-patterned BCB, and then thinned...
In this study, a stacked SRAM module with a built-in decoder was proposed with a through-multilayer TSV integration process. The through-multilayer TSVs provided data passages for all common signals, including the address bus, data bus, power, read and write control, which were redistributed at each individual chip, while the chip select signals were connected separately to the built-in decoder. Regarding...
In this paper, a novel 3D integration process named Via-Backside-Release process, abbreviated as VBR process, is proposed and technical issues are addressed. With VBR process, there's no need of removal process of copper overburden due to the filling of TSV by copper electroplating, and no individual unit process for producing Cu/Sn microbumps. In order to verify the feasibility of VBR process, a...
3D integration with TSVs is emerging as a promising technology for the next generation integrated circuits. TSV filling is a critical process in TSV fabrication and has direct effect on electrical performance of TSVs. In this paper, we mainly focus on effect of additives used in methanesulfonic based solution on copper electroplating filling. Numerical simulation based on an absorption-diffusion model...
In this paper, a stacked SRAM chip module is presented and simulation results are demonstrated. A novel 3D integration process is presented and challenging issues are addressed. With this novel process, there's no need to do grinding/polishing of copper overburden after filling of TSV by copper electroplating. Copper microbumps will be formed directly on the active side in the filling of TSV by copper...
Coherent beam combination of fiber laser array is an important technology in realizing high power fiber laser system. This paper designs a simple and effective method to get more concentrated laser intensity distribution and higher peak power in the far-field. The difference from previous designs is the focusing beams combination scheme is adopted. Compared with the traditional one, it gets the meaningful...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.