The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Embedded systems need ever increasing computational performances. Since they have limited energy resources, power consumption has to be minimized. Dynamic Voltage and Frequency Scaling (DVFS) techniques combined with Body Biasing techniques decrease the power consumption of a chip by providing just enough computational performance to the chip so as to finish the task at its deadline. A Power Mode...
Mobile computing platforms must provide ever increasing performances under stringent power consumption constraints. Dynamic Voltage and Frequency Scaling (DVFS) techniques allow to reduce the power consumption by providing just enough power to the chip in order to finish the task before its deadline. DVFS is usually achieved by setting the supply voltage and the clock frequency to predefined values...
In this paper, we present a flexible and distributed homogeneous Software Defined Radio (SDR) platform. This platform is an array of processing elements, called Smart ModEm Processors (SMEP), interconnected by a Network-on-Chip. Implemented in ST65nm, each processing element performs 3.2 GMAC/s with 77 GBits/s internal bandwidth while dissipating 110mW. Each SMEP unit contains a MIPS processor for...
Applications like 4G baseband modem require single-chip implementation to meet the integration and power consumption requirements. These applications demand a high computing performance with real-time constraints, low-power consumption and low cost. With the rapid evolution of telecom standards and the increasing demand for multi-standard products, the need for flexible baseband solutions is growing...
We will explore how processing power of LEON3 processor can be enhanced by connecting small commercially available embedded FPGA (eFPGA) IP with the processor. We will analyze integration of eFPGA with LEON3 in two ways, inside the processor pipeline and as a co-processor. The enhanced processing power helps to reduce dynamic power consumption by Dynamic Frequency Scaling. More computational power...
Side channel attacks are known to be efficient techniques to retrieve secret data. In this context, this paper concerns the evaluation of the robustness of triple rail logic against power and electromagnetic analyses on FPGA devices. More precisely, it aims at demonstrating that the basic concepts behind triple rail logic are valid and may provide interesting design guidelines to get DPA resistant...
Power consumption has become the biggest challenge in industry for chip design. We will present that by using small reprogrammable embedded FPGAs (eFPGA) coupled with a processor we can achieve power and energy reduction with a very small silicon overhead. Enhancement of computational power helps lowering down frequency (dynamic frequency scaling) to decrease dynamic power. By having same computational...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.