The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper proposes a new ESD detection circuit to reduce the ESD failure issues on printed circuit board (PCB). The proposed circuit uses the S/W failure recovery algorithm using the far-end crosstalk induced by ESD. To estimate the far-end crosstalk, we propose analytical equations that predict the crosstalk induced by ESD noise. The model captures the dependency of crosstalk as a function of PCB...
As system integration in wireless portable electronic devices has increased significantly, the analysis of electromagnetic compatibility (EMC) has become important to prevent the malfunction of integrated circuits (ICs). To evaluate the radiative immunity of an integrated circuit, we employ the IEC-standardized IC stripline method. In this paper, we provide an electromagnetic immunity analysis of...
In this paper, a coplanar symmetrical meander line structure is presented, and an equivalent circuit model is proposed to allow estimation of its electrical characteristics based on numerical modeling. The parasitic couplings in the proposed structure are considerably different from those of a simple meander line with a ground structure below it. Analysis and derivation of inductive and capacitive...
As portable electronic devices are widely used in wireless communication, analysis of RF interference becomes an essential step for IC designers. In order to test electromagnetic compatibility (EMC) of IC operating at high frequencies, IC stripline method is proposed in IEC standard. This method can be applied up to 3 GHz and covers the testing of ICs and small component. This paper represents simulation...
In this paper, analytical gate fringe capacitance model of FinFETs including metal contact and raised source and drain (RSD) are developed. Each cross capacitance models are derived using conformal mapping and field integration. The proposed models are verified with a three-dimensional field solver, Raphael. By including the additional fringe capacitance from RSD and metal contact in BSIM-CMG platform,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.