The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Fine pitch interconnection is a key stream to accommodate increased I/O applications. This enabling technology provides more I/O in shrunken die area, and hence high density interconnection. However, the majority of studies are focusing on the solder material and failure mode by using various intermetallic compounds (IMC) formation. In order to improve the reliability of the mirco-interconnects, it...
In 3D-IC packages, the Si-to-Si stacking is joint by u-bump which has fine gap structure and high bump count. Because of the high density structure, the flux clean process face challenges. So, non-clean flux is another alternative. However, the flux residue can cause reliability issue such as UF delamination, corrosive relation, electro-migration due to the residue from flux. To reduce the flux residue...
Wafer Level Packaging (WLP) is a packaging technology focusing on integrated circuit (IC) packaging at wafer level instead of die level. WLP essentially consists of IC foundry fabrication process and subsequent device interconnection and back-end passivation process. The general wafer level packages (WLPs) are designed for fan-in chip scale packaging but the shrinkage of pad pitch and size at the...
Along with the die size of device become more and more small, fine pitch, fine gap and multi-stacking are the market mainstream which applied for high performance system in advance technology, su ch as 3D IC. Th erefore, h eat dissipation is must process for this kind of electronic device to avoid internal heating form device during operate. Un derfill (UF) is an important process in 3D stackin g...
Thermal release tape is an unique tape that has three layers structure, including adhesive layer — base film and thermal release layer. These tapes behave like adhesive tape at room temperature but can be easily removed by heating at high temperature when we want to release this tape[1, 2]. Because these tapes are available in rolls for all automatic or manual wafer mounting systems, thermal release...
Three dimensional (3D) stacking technologies have been popular among in high level package that can meet miniaturization trend, high performance, and multi-function electronic products. The interposer where the chips are stacked on is an electrical interface routing between one socket or connection to another. Underfill (UF) material is required to fill in the gap between chip and interposer for protecting...
Micro bump interconnect with through-silicon via (TSV) is one of the critical issues for realizing three dimensional (3D) packages. This enabling technology provides more I/O in shrunken die area, and hence high density interconnection. Electroless Ni immersion Au (ENIG), electroless Ni electroless Pd immersion Au (ENEPIG), and plating Tin are commonly used surface finish for Cu pad in lead-free package...
Three dimensional (3D) stacking technology has been purposed to meet miniaturization trend, high performance, and multi-function electronic products. Chip stacking with through silicon via (TSV) and high density lead free interconnection are believed to realize 3D stacking package. Due to the narrow dispensing request for multi-chip connection, non-conductive paste (NCP) is one of the solutions to...
Conventional wafer dicing technology used on one side RDL structure of normal wafer is performed by blade dicing. Nowadays, it applies to through silicon via (TSV) wafer with double side RDL structure which emerges to serve a wide range of 3DIC applications that demands higher levels of performance and heterogeneity integration. However, the phenomenon of severe back-side chipping (BSC) occurs on...
In semiconductor assembly, destructive cross-section observation is the mainstream of defects analysis method, the issues that are making destructive analytical methods to be changed are more tedious and time consuming, because it might cause higher risk of creating artifacts. Nevertheless, advanced 3D x-ray technology enables to substitute the destructive analysis and provides the non-destructive...
High density interconnection is a key technology to realize the miniaturization trend in Integrated Circuit (IC) industry, and to reduce power consumption for next generation mobile devices. In advanced three-dimensional (3D) package, fine pitch pillar bump is deployed not only to fulfill ever-growing I/O density requirement, but also provides better electrical performance than that of traditionally...
In order to meet the miniaturization trend and to reduce the power consumption for next generation devices, three-dimensional (3D) stacking is believed to be one of the technologies that can meet these requirements. In advanced 3D stacking technologies, one of the important steps is to develop and assembly fine pitch and high density microbumps. However, while the stacking chip size of top die and...
Underfill (UF) is an important process in flip-chip packaging because of significant impact on the reliability of the IC's package. For three-dimensional integrated circuit (3DIC) demand, fin e pit ch an d fine gap are the market trend in the future due to t he requirements of functionality and performance in electronic device. In this study, a two die stacking, with Cu pillar bumps area of multiple...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.