The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, thermal-mechanical reliability of TSV structure was investigated with thermal shock test and finite element method. The fine pitch TSV samples were subjected to thermal load, failure samples were identified by resistance measurement, the calculated characteristic life was about 340 cycles. It is revealed that thermal-mechanical stress is concentrated around TSV, the ends of TSV are...
In the first three quarters of 2013, semiconductor industry witnessed a great multiplication of 12-inch TSV wafers mounting to 1 million plus scale. Despite this increasing popularity, TSV technology suffers from high cost due to yield loss caused by process defects. Poor insulation and connectivity are the major problems for TSV and RDL(Re-Distribution Line) structures. Without a cost-effective test...
We reported a wafer level through-stack-via (TSV) integration approach for stacked memory module using onetime bottom-up copper filling. This bumpless TSV integration approach simplified the fabrication process and provided better reliability compared with solder based technologies. Silicon wafer with blind vias was first bonded to a carrier wafer face to face with pre-patterned BCB, and then thinned...
In this paper, the potential application of combining cylindrical TSV and annular TSV into 3D integration was studied. First, the schematic fabrication process of cylindrical and annular TSV was proposed. Lumped equivalent circuit model of these different kinds of TSV structures from the physical configuration were studied and verified. Besides, 3D full wave electromagnetic (EM) simulations of cylindrical...
In this paper, a process for making copper Though-Silicon-Via (TSV) interconnection is developed. In order to improve the yield of the process, challenging issues in the process is discussed and typical failures in the TSV interconnection are summarized. A measuring scheme is proposed to monitor these failures in the process and simulation is performed to testify the feasibility of the method.
As the speed of digital systems continues to increase, digital design has entered a new realm that requires high integration and high complexity with limited dimension. Different from the parameter analysis in low frequency which mainly focuses on resistances and their effects, the coactions of resistances, inductances and capacitances are all needed to be taken into account in high frequency. This...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.