The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this work, we present mitigation algorithms to protect GNSS receivers against malicious interference. Maritime applications with an antenna array-based receiver are considered as a use case. A two-stage mitigation algorithm, that tackles multipath and radio frequency interference (RFI), caused by personal privacy devices (PPD) or additive white Gaussian noise (AWGN) interferers is presented. Our...
In this work, we present an antenna array-based algorithm to detect GNSS repeater and/or spoofing attacks with an experimental validation. With an array receiver capable of measuring the impinging ranging signals direction of arrival in terms of azimuth and elevation, it is possible to estimate the antenna platforms attitude. The fact that this information is computed (w.r.t. a reference frame) during...
GNSS signals may present anomalies that degrade the positioning performance of GNSS receivers. Signal Quality Monitoring (SQM) is normally used to detect and to characterize these anomalies. This is required for the GNSS operators and integrity services to determine when a satellite should be considered as faulty and draw conclusions about the type of the fault. In this paper, we present a new SQM...
Temporal runtime-reconfiguration of FPGAs allows for a resource-efficient sequential execution of signal processing modules. Approaches for partitioning processing chains into modules have been derived in various previous works. We will present a metric for weighted partitioning of pre-defined processing element sequences. The proposed method yields a set of reconfigurable partitions, which are balanced...
The sequential execution of processing elements by time-multiplexing FPGA resources using single-island partial reconfiguration allows for resource-efficient designs in comparison to static FPGA implementations. Designing a processing chain for such a system requires the chain to be partitioned into reconfigurable modules, which can be sequentially executed. For this task, we will present an approach...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.