The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Methods, algorithms and structures of neural networks were analyzed. Basic components of neural networks were defined and the principles of their development were chosen. It was shown that use of vertical-parallel method for implementation of work algorithms of neural networks basic components provides increased performance, reduce hardware costs and efficient VLSI implementation. Parallel-consequent...
The vertically parallel method and structures for calculating maximum and minimum values in one-dimensional and two-dimensional arrays have been developed. Developed structures have been implemented using FPGA. Parameters of the structures have been estimated.
In this paper parallel-vertical approach to realization of group summation has been analyzed. Analytical expression for synthesis of a 7-input single-digit adder have been realized. The structure and the program model for it implementation have been developed.
Requirements and design phases of hardware and software intellectual processing of intensive data streams in real time have been examined. Design principles of hardware and software tools have been proposed. Translation of processing algorithms into hardware and software tools has been described. The basic structure of parallel-flow system with data exchange through multiport memory has been proposed.
The model and structure of formal neuron with vertical-group multiplexing of data bus have been developed, which provides coordination of data flow intensity with computing ability of neural element by changing bit-width of channel and number of digits in a group of factors that simultaneously analyzed for the formation of partial products. The main stages and methods of synthesis of parallel vertical...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.