The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Crystal oscillators are one of the main components used in the most electronic circuits, especially in the applications of radio frequency and microprocessor devices. Several techniques are being used to have low power consumption of crystal oscillator such as low voltage supply; low current, and improvise the designing of the circuit. The improvement of the crystal oscillator is also desired for...
Crystal oscillators are widely used in most of the electronic components to keep precisely in time. Crystal oscillators take many forms in the military and communications market which nowadays they are expanding into the space and beyond. It has been used to achieve efficiently in a communication systems such as electronic warfare, system's guidance and navigation purpose. Low power crystal oscillator...
In this paper, a low power delay locked-loop with modified voltage-controlled delay cell (VCDC) is proposed. This modified VCDC is designed by using Mentor Graphic CEDEC design kit and Silterra 0.13μm process technology. Thus, the DLL with proposed VCDC able to obtained low power dissipation which is 921.57μW and occupied very smaller area which is 0.03mm2.
A row decoder circuit is required for the successful programming, reading, and erasing voltages of an electrically erasable programmable read only memory (EEPROM) implementation in low-power applications like radio frequency identification (RFID) tag. The row decoder has been implemented in 0.18 μm CMOS process. The designed row decoder can generate sixteen output signals, which is used in sense amplifier...
The paper demonstrates the circuit of a low power D flip-flop serial in/parallel out (DFF SIPO) based shift register design. The flip-flops (FF's) consumption of casual logic power in a SoC chip (system on chip) commonly overpasses 50% as long the input and the output are in the same state thanks to the redundancy transition of interior loops. Conventional implementation of shift register systems...
A sense amplifier for EEPROM memory competent of functioning under a very low-voltage power supply is presented. The sense amplifier was designed for an EEPROM realized with a 0.18-µm CMOS technology. Key design techniques of power dissipation optimization for EEPROM memory are described. The topology of the sense amplifier uses a pure voltage-mode comparison allowing power supply at 1 V to be used...
This paper presents a low-voltage, high performance charge pump circuit suitable for implementation in low-voltage applications like RFID tag EEPROM. The improved charge pump circuit has been used as a part of the power supply section of fully integrated radio frequency identification(RFID) transponder IC, which has been implemented in a 0.18-um CMOS process. The modified charge pump can generate...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.