The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Detection of serum galactomannan (GM) and (1,3)‐β‐d‐glucan (BG) is considered useful for non‐culture diagnosis of invasive pulmonary aspergillosis (IPA) in neutropenic patients. Only few studies evaluated these seromarkers in non‐neutropenic patients suspected of having IPA. The aim of this study was to evaluate both tests together with the Aspergillus fumigatus‐specific serum IgG and IgA (IgAG) test...
Clinical yeast isolates belonging to Candida pelliculosa, Candida utilis and Candida fabianii are difficult to distinguish in a routine mycology laboratory using common biochemical tests. The aims of this study were to determine the prevalence of C. pelliculosa, C. utilis and C. fabianii in clinical samples and to compare their minimum inhibitory concentrations (MICs) to systemic antifungals. Two...
This paper describes the dependability evaluation of track circuit receiver. The device is a component of railway interlocking system used in Czech Republic at conventional lines. The device is based on 2oo3 principle for high dependability. The reliability analysis, model and safety characteristics calculations of this device are described. Markov chain model is used for the reliability analysis.
A technique for highly reliable digital design in FPGAs is presented. Two FPGAs are used for duplex system design, but better dependability parameters are obtained by combination of totally self checking blocks based on parity predictor. Each FPGA can be reconfigured when a SEU fault is detected. Combinational circuit benchmarks have been considered in all our experiments and computations. All our...
This paper describes a design method for highly reliable digital circuits based on totally self checking blocks implemented in FPGAs. The dependability model and dependability calculations are proposed. The self checking blocks are based on a parity predictor. These blocks are linked together to form a compound design. Our adapted duplex system is used as a basic structure to increase availability...
The methods how to design a fault-tolerant system based on FPGAs is presented. The evaluation of the whole design according the computations of reliability and dependability characteristics is described. The formal dependability model and computations obtained on the base of this model is summarized.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.